

VAR-DT8MCustomBoard



CONTENT

PAGE NO.	SCHEMATIC PAGE
02A.	BLOCK DIAGRAM - DART-MX8M
02B.	BLOCK DIAGRAM - DART-MX8M-MINI
02C.	BLOCK DIAGRAM - DART-MX8M-PLUS
02D.	BLOCK DIAGRAM - DART-MX95
02E.	BLOCK DIAGRAM - DART-MX93
02F.	BLOCK DIAGRAM - DART-MX91
03A.	DART-MX8M
03B.	DART-MX8M-MINI
03C.	DART-MX8M-PLUS
03D.	DART-MX95
03E.	DART-MX93
03F.	DART-MX91
04.	POWER, RTC, BOARDID
05.	ETH, USD, AUDIO, MIPI-CSI
06.	HDMI, eDP
07.	PCIe, MIPI-DSI, UART DBG
08.	USB C OTG, USB HOST
09.	LVDS, TOUCH, JTAG, I2C EXP
10.	HEADERS, MECHANICS
11.	BOOT CONFIG & MODE
12.	CAN FD INTERFACE
13.	ETHERNET2

Disclaimer:

SchematicS are for reference only.
Variscite LTD provides no warranty for the use of these schematics.
Schematics are subject to change without notice.

Revision History


Document	Carrier	Description
1.0	2.0	Changes from DOC 1.9 Carrier 1.4D include: * Optimisation for DART-MX8MP: - Added external ethernet PHY - Control IOs used on previous version over SAI1 now controlled via I2C expander - Added DSI header option for DART-MX8MP stock item exposed pins; Pinout compatible to Symphony J7+J8 - Native USB ID usage added important note - USB Type C active discharge replaced with bleeder - USB Type C crossbar differential switch simplified. - Removed DT8M NAND option - Added QSPI header J41 - located in location of J25 - J27 & J28 pinout aligned to Symphony - Added PD on J1.38 for BSP CustomV2.0 signal. - Added additional CAN PHY on iMX8MP - U44 footprint modified from SOIC to DFN - SD card power switch modified - Main power switch type align to Symphony - DART-MX8M DP connector replaced with 40pin eDP REF. design - HDMI path simplified - PINMUX page deleted - reference to XLS - Aded reference design for 12Mb/s CAN-FD transceiver - Added M.2. PCIe reference design - Add option on bottom to route PCIe port 1 to M.2 connector - Replace boot config drivers to 3state type - Replace MCP2518 crystal to 40MHz and connect RX_INT - Updated Block Diagrams - VCC_SOM Increased to 3.8V (R145 changed to 18K) - D9, C58 Removed. VCC_BASE_3V3 goes up just after NVCC_3V3
1.1	2.1	* GPLED4 controlled via FET Q14 to support DART-MX8M-PLUS 1.8V voltage level * Updated GPIO expanders U56,U57 footprint * Added note for U53 recommended P/N
1.2	3.0	* Due to EOL: - Changed BOM P/N: U23,U45,U46,U56,U59,U57 - Added optional resistors R291-R294 - Changed Assembly: U31 Not assembled, R167 assembled - Changed Ethernet PHY to ADIN1300: Changed Ethernet2 schematics, Added R295 * Changed J5 P/N and schematics to support ADIN1300 PHYs * Updated comments on schematic nets * R94-R97, R114-R117 assembled with Ferrite Bead
1.3	3.0A	* Due to EOL: U60,U62 changed to NFL18ZT207H1A3D * Due to Allocation Problems: U45,U59 changed to SN65HVD232QDR
1.4	3.0B	* DART-MX95 Block Diagram & Connectors added
1.5	3.0C	* DART-MX93 Block Diagram & Connectors added * DART-MX91 Block Diagram & Connectors added



Title 01. Cover			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 3.0C R1.5
Designer: Date:	Leopold S. Wednesday, January 08, 2025	Approved By: Sheet	1 of 17

VAR-DT8MCustomBoard V2.x

Doc rev 1.0



I2C BUS ADDRESS:

I2C1: Internal to SOM
I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150ARXMP
0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM
0x60 SOM - Int. power ctrl.
0x2D USB3 HUB
0xXX Header J12

I2C4: PU - 10K on U8
10K on custom
0x3C CSI P2 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32

Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm




Title 02A. Block Diagram with DART-MX8M			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 3.0C R1.5
Designer: Date: Wednesday, January 08, 2025		Approved By: Sheet 2 of 17	

VAR-DT8MCustomBoard V2.x

Doc rev 1.0

DART-MX8M-MINI



I2C BUS ADDRESS:

I2C1: Internal to SOM

I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150ARXMP
0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM
0x1A SOM - Int. CODEC
0x2D USB3 HUB
0xXX Header J12

I2C4: PU - 10K on U8
10K on custom
0x3C CSI P1 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32

Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm




Title 02B. Block Diagram with DART-MX8M-MINI			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 3.0C
Designer: Date: Wednesday, January 08, 2025		Approved By: Sheet 3 of 17	

VAR-DT8MCustomBoard V2.x

Doc rev 1.1

DART-MX8M-PLUS



I2C BUS ADDRESS:

- I2C1: Internal to SOM
- I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150ARXMP
0x3C CSI P1 Camera (1V8) OV5640
- I2C3: PU - 5K on SOM
0x2D USB3 HUB
0xXX Header J12
- I2C4: PU - 10K on U8
10K on custom
0x3C CSI P1 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32

Important Notes:


1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm

Title: 02C. Block Diagram with DART-MX8M-PLUS

Size: A3	Document Number: VAR-DT8MCustomBoard	Project: VAR-DT8MCustomBoard	Rev: 3.0C
Designer: Leopold S.		Approved By:	
Date: Wednesday, January 08, 2025		Sheet 4 of 17	

VAR-DT8MCustomBoard V2.x

Doc rev 1.1



I2C BUS ADDRESS:

I2C1: Internal to SOM
I2C2: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150ARXMP
0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM

0x2D USB3 HUB
0xXX Header J12

I2C4: PU - 10K on U8
10K on custom
0x3C CSI P1 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32

Important Notes:


1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm



Title 02D. Block Diagram with DART-MX95			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 3.0C R1.5
Designer: Date: Wednesday, January 08, 2025		Approved By: Sheet 4 of 17	

02E. Block Diagram - DART-MX93

VAR-DT8MCustomBoard V2.x Doc rev 1.0



I2C BUS ADDRESS:

I2C3: Internal to SOM
I2C1: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x68 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150A8XMP
0x3C CSI P1 Camera (1V8) OV5640

I2C5: 0x2D USB3 HUB
0xXX Header J12

I2C7: PU - 10K on U8
10K on custom
0x3C CSI P1 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32

Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. LVDS routed as 100 ohm Diff pairs
3. Other fast changing signals routed as 50 ohm



Title: 02E. Block Diagram with DART-MX93


Size	Document Number	Project	Rev
A3	VAR-DT8MCustomBoard	VAR-DT8MCustomBoard	3.0C R1.5

Designer:	Approved By:
Leopold S.	

Date:	Sheet	of
Wednesday, January 08, 2025	4	17

02F. Block Diagram - DART-MX91

VAR-DT8MCustomBoard V2.x Doc rev 1.0




I2C BUS ADDRESS:

I2C3: Internal to SOM
I2C1: PU - 10K on U8
10K on custom
0x54 BOARD ID EEPROM Page0
0x55 BOARD ID EEPROM Page1
0x58 RTC
0x38 CAPACITIVE TOUCH CTRLR
0x3D USB-C CC Logic PTN5150AHXMP
0x3C CSI P1 Camera (1V8) OV5640
I2C5: 0x2D USB3 HUB
0xXX Header J12
I2C7: PU - 10K on U8
10K on custom
0x3C CSI P1 Camera (1V8) OV5640
0xXX Header J12
0xXX mPCIe J23 & J32

Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. LVDS and DSI not exist. Headless mode only.
3. Other fast changing signals routed as 50 ohm

Title 02F. Block Diagram with DART-MX91			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 3.0C R1.5
Designer: Leonid S.		Approved By:	
Date: Wednesday, January 08, 2025		Sheet 4 of 17	



For complete alternate function per pin and specific SOM:
please refer to "DART_Compatibility_and_Pinout.XLS" located at:
http://ftp.variscite.com/DART_Compatibility

Note: Pinname with /*/ prefix denotes a HW assy option.

File 03. DART-MX8M			
Size	Document Number	Project	Rev
100K	VAR-OTM-Cases/Board	VAR-OTM-Cases/Board	1.0
Date:	Wednesday, January 08, 2026	Sheet	5 of 17

ETH/MDIO

I2C4

WIFI HOST
WAKE

PCIe

CSI1

JTAG

BOOT MODE

SAI1
BOOT CFG

ECSPi1

UART

LVDS/DSI

USB2

USB1

SOM
VBATDART-MX8M-MINI_J1
CB
TOPDART-MX8M-MINI_J2
CB
BOTTOMDART-MX8M-MINI_J3
CB
LEFT

ETH/MDIO

CTRL:
ON/OFF, POR,
PMIC_ON, PMIC_STBY

QSPI A/NAND

PCIe

SD2
WiFi Shared

CODEC/SAI3

UART4 Shared w/BT

WDG + I2C2

SAI5 RX

SAI2 RX/TX

SAI1
BOOT CFG

UART

LVDS/DSI

SPDIF

GPIO1


CSI2



File	03B-DART-MX8M-MINI
Size	Document Number
Doc ID	VAR-OTBM-CustomBoard
Project	VAR-OTBM-CustomBoard
Author	Leonid S.
Approved By	
Date	Wednesday, January 08, 2026
Sheet	6 of 17

For complete alternate function per pin and specific SOM:
please refer to "DART_Compatibility_and_Pinout.XLS" located at:
http://ftp.variscite.com/DART_Compatibility

Note: Pinname with /*/ prefix denotes a HW assy option.



ETH/MDIO

I2C4
WIFI HOST
WAKE

PCIe

CSII

JTAG

BOOT MODE

NC/*SD3
TAMPERSAI1/ENET1
Levels referenced
to J2.41

ECSP11

UART

LVDS/DSI

USB1

SOM
VBATDART-MX95_J1
CB

TOP

VO

DART-MX95_J2
CB

BOTTOM

VO

DART-MX95_J3
CB

LEFT

VO

ETH/MDIO

QSPI A/
NAND

PCIe

CODEC/SAI3

UART4
Shared w/BT
WDG0 + I2C2SAI5 RX
Levels referenced
to J2.41

SAI2 RX/TX

SAI1/ENET1
Levels referenced
to J2.41

UART

LVDS/DSI

SPDIF

GPIO1

CS12




Title		03D. DART-MX95	
Size	Document Number	Project	
A2	VAR-DT8MCustomBoard	VAR-DT8MCustomBoard	
Designer: Leonid S.		Approved By:	

For complete alternate function per pin and specific SOM:
please refer to "DART Compatibility and Pinout.XLS" located at:
ftp://ftp.variscite.com/DART_Compatibility

Note: Pinname with /*/ prefix denotes a HW assy option.


*** Dotted nets - Functionality differ from DART-MX8M. ***



 Variscite			
Title: 03E: DART-MQX3			
Size: A2	Document Number: VAR-0788CustomBoard	Project: VAR-0788CustomBoard	Rev: 0.0C
Designer: Leonid S. Weisberg January 08, 2025		Approved By: _____ of 17	

03F. DART-MX91




*** Dotted nets - Functionality differ from DART-MX8M. ***



For complete alternate function per pin and specific SOM:
please refer to "DART_Compatibility_and_Pinout.XLS" located at:
ftp://ftp.variscite.com/DART_Compatibility

Note: Pinname with /*/ prefix denotes a HW assy option.

File: 03F-DART-MX91			
Size: 42	Document Number: 03F-DART-MX91	Project: VAR-DART-MX91	Rev: 1.0C
Author: David S.	Approved By: David S.	Sheet: 7	of 17
Date: Wednesday, January 08, 2020			




```

C253 C254 (0 Ohm)
R264 R265 (22 Ohm)


CLK_REQ_B path and enable not connected

```










USB#2 - HOST
USB3.0 HUB

USB#2 - HOST
USB3.0 HUB


[illegible][illegible]

 Variscite			
Title: 08. USB TYPE C, USB3 HUB			
Size: A2	Document Number: VAR-DTSMCustomBoard	Project: VAR-DTSMCustomBoard	Rev: 3.0C R
Designer: Leonid S.		Approved By:	
Wednesday, January 08, 2025		Sheet: 17 of 17	

10. HEADERS, Mechanics, Pull Ups



MECHANICS



Title 10. HEADERS, Mechanics, Pull Ups			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 3.0C R1.5
Designer: Leopold S.		Approved By:	
Date: Wednesday, January 08, 2025		Sheet 14 of 17	

13. CAN FD Interface

**SPI based CAN-FD
Controller 8Mb/s limited**

GPIO1_IO12 >>>
ECSP11_MISO <<<
ECSP11_MOSI >>>
ECSP11_SCLK >>>
CAN_TX_INT_B
CAN_RX_INT_B
MCP2518FDT-E/QBB
1.0K 1% R267 <<< SPDIF_RX
1.0K 1% R268 >>> SPDIF_TX

**CAN PHY
5Mb/s Limited**

BASE_PER_3V3
CAN_TX
CAN_RX
CAN_INT_B <<< GPIO1_IO06
CAN_H <<< CAN_H
CAN_L <<< CAN_L
120R 1% R192

**CAN PHY 12Mb/s
Reference Design Only!**

BASE_PER_3V3
CAN_TX
CAN_RX
CAN_H
CAN_L
CAN_INT_B <<< GPIO1_IO06
CAN_H <<< CAN_H
CAN_L <<< CAN_L
120R 1% R192

**DART-MX8MP
CAN-FD**

SAI2_RXC >>> DT8MP=FLEXCAN1_TX
SAI2_TXC <<< DT8MP=FLEXCAN1_RX
CAN_TX-MX8MP
CAN_RX-MX8MP
CAN_H
CAN_L
CAN_INT_B <<< GPIO1_IO06
CAN_H <<< CAN_H
CAN_L <<< CAN_L
120R 1% R232

**CAN PHY 12Mb/s
Reference Design Only!**

BASE_PER_3V3
CAN_TX-MX8MP
CAN_RX-MX8MP
CAN_H
CAN_L
CAN_INT_B <<< GPIO1_IO06
CAN_H <<< CAN_H
CAN_L <<< CAN_L
120R 1% R232

NOTE FOR U59A U45A





- Located on bottom side
- When assembling the ADM3058E IC removal of TCAN332 is a must!

Variscite

Title: 12. CAN FD Interface

Size	Document Number	Project	Rev
A4	VAR-DT8MCustomBoard	VAR-DT8MCustomBoard	3.0C R1.5

Designer: Leonid S. Approved By: _____
Date: Wednesday, January 08, 2025 Sheet 16 of 17



13. CAN FD Interface

**SPI based CAN-FD
Controller 8Mb/s limited**

**CAN PHY
5Mb/s Limited**

**DART-MX8MP
CAN-FD**

**CAN PHY 12Mb/s
Reference Design Only!**

NOTE FOR U59A U45A

- Located on bottom side
- When assembling the ADM3058E IC removal of TCAN332 is a must!

Variscite

Title: 12. CAN FD Interface

Size	Document Number	Project	Rev
A4	VAR-DT8MCustomBoard	VAR-DT8MCustomBoard	3.0C R1.5

Designer: Leonid S.
Date: Wednesday, January 08, 2025

Approved By:
Sheet 16 of 17

- # 13. CAN FD Interface
- SPI based CAN-FD
Controller 8Mb/s limited**

**CAN PHY
5Mb/s Limited**

**DART-MX8MP
CAN-FD**

HW NOTE:
Remove R229 R31 to use different ALT Func. on J13

R230 required to pull TXD low if SAI2_RXC not driving

**CAN PHY 12Mb/s
Reference Design Only!**

**CAN PHY 12Mb/s
Reference Design Only!**

NOTE FOR U59A U45A

 - Located on bottom side
 - When assembling the ADM3058E IC removal of TCAN332 is a must!



Variscite

Title: 12. CAN FD Interface

Size	Document Number	Project	Rev
A4	VAR-DT8MCustomBoard	VAR-DT8MCustomBoard	3.0C R1.5

Designer: Leonid S.
Date: Wednesday, January 08, 2025

Approved By:
Sheet 16 of 17



13. CAN FD Interface

**SPI based CAN-FD
Controller 8Mb/s limited**

**CAN PHY
5Mb/s Limited**

**CAN PHY 12Mb/s
Reference Design Only!**

**DART-MX8MP
CAN-FD**

**CAN PHY 12Mb/s
Reference Design Only!**

NOTE FOR U59A U45A

- Located on bottom side
- When assembling the ADM3058E IC removal of TCAN332 is a must!

Title 12. CAN FD Interface			
Size A4	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 3.0C R1.5
Designer: Leonid S.		Approved By:	
Date: Wednesday, January 08, 2025		Sheet 16 of 17	

