

01. COVER



CONTENT

PAGE NO.	SCHEMATIC PAGE
1	Cover
2	Block Diagram
3	SOM TOP LEVEL
4	SOM Connector With PINMUX
5	ETH, AUDIO, CAN
6	SD, USB, mPCIe, SATA
7	MIFI-CSI, HDMI
8	Display, Touch, Headers
9	BOOT, Buttons, LEDs
10	Power, RTC, BoardID, Reset, Debug

Disclaimer:

SchematicS are for reference only.
 Variscite LTD provides no warranty for the use of
 these schematics.
 Schematics are subject to change without notice.

Revision History

Document	Carrier	Description
1.0	Rev 1.0	Initial
1.1	Rev 1.1	Add D25 R106 C108 for external ETH phy reset delay
1.2	Rev 1.1A	R47 add to BOM 0ohm/0402 D21 R84 Q3 - remove from BOM RX1 add manual 10K pull down on uart debug TX line
1.3	Rev 1.1A	Add VAR-SOM-6UL & VAR-SOM-SOLO/DUAL Symbols 1st Release
1.4	Rev 1.2	- Remove D21 R84 Q3 from Layout - GPLED1 - Change U17 TS3A27518EZQSR to QFN Part - RX1 Addon added to layout as R108 - R22 remove - Isolation resistor R107 on J1.154 added
1.5	Rev 1.3	FPF2193 Changed to TPS22950C
1.6	Rev 1.3	FB1,FB3,FB4 Changed to BLM15PD121SN1D J5, J9 Changed to USB3090-30-A Q1 Changed to TPS27081ADDCR U5 Changed to DS1337U+ VPC1 Changed to VPC0435-2U




Title 01. Cover			
Size A3	Document Number Concerto-Board	Project Concerto-Board	Rev 1.3_R16
Designer: Leonid S.		Approved By:	
Date: Sunday, August 27, 2023		Sheet 1 of 10	

02. VAR-SOM-6UL Block Diagram

Concerto-Board

Doc rev. 1.0

VAR-SOM-6UL



6UL SOLO/DUAL
Compatible



Not Compatible




Title 02. VAR-SOM-6UL Block Diagram			
Size A3	Document Number Concerto-Board	Project Concerto-Board	Rev 1.3_R16
Designer: Leonid S.	Approved By:		
Date: Sunday, August 27, 2023	Sheet 2	of 10	

06. USB, AUDIO, PCIe, SD, SATA


uSD CARD




MX6/SOLO/MX8X PCIe




USB OTG uUSB



USB HOST Type-A




MX6 SATA+PWR SOLO JTAG TP'S



Variscite			
Title: 06. USB, AUDIO, PCIe, SD, SATA			
Size: A3	Document Number: Concerto-Board	Project: Concerto-Board	Rev: 1.3_R16
Designer: Leoni S.	Date: Sunday, August 27, 2023	Approved By:	Sheet: 6 of 10

07. HDMI, MIPI-CSI, CSI

MX6/SOLO HDMI MX8X CSI




MX6/SOLO MIPI-CSI


Connects to Variscite Custom MIPI-CSI2 Camera Board
Qualified with x1 OV5640.

LAYOUT NOTE:


Differential Impedance (DIFF):100 ohms
Single Ended (SE): 50 ohms
HS mode: DIFF
LP mode: SE



I2C Level Translator



MX6/SOLO CAMERA BUFFERS



Variscite

Title 07. HDMI, MIPI-CSI, CSI			
Size A4	Document Number Concerto-Board	Project Concerto-Board	Rev 1.3_R16
Designer: Leonid S.		Approved By:	
Date: Sunday, August 27, 2023		Sheet 7 of 10	



08. Display, Touch, Headers

DISPLAY

LVDS_DISP#A

LAYOUT NOTE:



LVDS Differential Pair. Follow LVDS routing guidelines. Differential Impedance: 100 ohms



LVDS_DISP2 6UL - NA

LAYOUT NOTE:


LVDS Differential Pair. Follow LVDS routing guidelines. Differential Impedance: 100 ohms



MIPI-DSI (MX6/SOLO) SPI2 (6UL) QSPI0B (MX8X)


LAYOUT NOTE:

LVDS Differential Pair. Follow LVDS routing guidelines. Differential Impedance: 100 ohms




TOUCH

CAPACITIVE TOUCH




RESISTIVE TOUCH




HEADERS

UART/ESAI/CAN




I2C/SAI



Note: Connect J14.10 to used SOM GPIO function for RTC Wake.


I2C/SPI

Note: In order to enable Base I2C signals ETH_RST_B/I2C_BASE_EN_B need to be driven LOW. See pp. 05- E7H



ANALOG

Note: Connect J17.3 to used SOM WDOG_B function.




<h1>Variscite</h1>			
Title: 08. Display, Touch, Headers			
Size: A3	Document Number: Concerto-Board	Project: Concerto-Board	Rev: 1.3_R16
Designer: Leonid S.	Approved By:		
Date: Sunday, August 27, 2023	Sheet: 8		of 10

09. BOOT, Buttons, LEDs

NOTE: 6UL BOOT MODE


BOOT_MODE1 - Place PU close to SATA line to minimize stub
 - Clean GND under R83 pad
 BOOT_MODE0 - Avoid driving High during boot/ PD on SOM




All LCDIF_D[0..23] pins should not be driven during boot to undesired value.

Note: For full LCDIF boot values see datasheet of allowed values per pin


BOOT SEL




BUTTONS



LEDS




SOLO BOOT_CFG




Title 09. BOOT, Buttons, LEDs			
Size A	Document Number	Project	Rev 1.3_R1 6
Designer: Leonid S.		Approved By:	
Date: Sunday, August 27, 2023		Sheet 9 of 10	

10. Power, RTC, BoardID, Reset, Debug


12V POWER JACK & ON/OFF Switch




12V TO 5V/6A




3.3V/4A FROM 5V




3.3V BASE



1.8V/0.3A BASE




1.5V/0.3A BASE




SOM PWR




Optional FAN




RTC BATTERY




BOARD ID




MECHANICS



DEBUG UART USB BRIDGE



RESET & WATCHDOG



Variscite
 10. Power, RTC, Board ID
 Document Number: Variscite-Board-10
 Project: Variscite-Board-10
 Date: Sunday, August 27, 2023
 Sheet: 10 of 10