

01. COVER



CONTENT

PAGE NO.	SCHEMATIC PAGE
1	Cover
2	Block Diagram
3	SOM TOP LEVEL
4	SOM Connector With PINMUX
5	ETH, AUDIO, CAN
6	SD, USB, mPCIe, SATA
7	MIPI-CSI, HDMI
8	Display, Touch, Headers
9	BOOT, Buttons, LEDs
10	Power, RTC, BoardID, Reset, Debug

Disclaimer:

Schematics are for reference only.
Variscite LTD provides no warranty for the use of
these schematics.
Schematics are subject to change without notice.

Revision History

Document	Carrier	Description
1.0	Rev 1.0	Initial
1.1	Rev 1.1	Add D25 R106 C108 for external ETH phy reset delay
1.2	Rev 1.1A	R47 add to BOM 0ohm/0402 D21 R84 Q3 - remove from BOM RX1 add manual 10K pull down on uart debug TX line
1.3	Rev 1.1A	Add VAR-SOM-6UL & VAR-SOM-SOLO/DUAL Symbols 1st Release
1.4	Rev 1.2	- Remove D21 R84 Q3 from Layout - GPLED1 - Change U17 TS3A27518EZQSR to QFN Part - RX1 Addon added to layout as R108 - R22 remove - Isolation resistor R107 on J1.154 added
1.5	Rev 1.3	FPF2193 Changed to TPS22950C
1.6	Rev 1.3	FB1,FB3,FB4 Changed to BLM15PD121SN1D J5, J9 Changed to USB3090-30-A Q1 Changed to TPS27081ADDCR U5 Changed to DS1337U+ VPC1 Changed to VPC0435-2U

Title
01. Cover

Size
A3

Document Number
Concerto-Board

Project
Concerto-Board

Rev
1.3_R16

Designer:
Leonid S.

Approved By:


Date:
Sunday, August 27, 2023

Sheet
1 of 10

02. VAR-SOM-SOLO/DUAL Block Diagram

Concerto-Board

Doc rev. 1.0



Title 02. VAR-SOM-SOLO Block Diagram			
Size A3	Document Number Concerto-Board	Project Concerto-Board	Rev 1.3_F1.6
Designer: Leonid S.	Approved By:		
Date: Sunday, August 27, 2023	Sheet 2 of 10		

03. SOM

OFF Page connector index:

1. Function# - Interface common to SOM-6UL & SOM-SOLO
2. J1.xxx-Function: Interface for several SOMs
3. J1.xxx - No common interface


Compatibility list:

Describes the ALT per SOM for compatibility.
Order of names: SOM-6UL/SOM-SOLO

For cross probing between SOM symbol and the specific SOM Connector used,
set the "Implementation" property value in SOM port symbol
to one of the following:

1. VAR-SOM-6UL
2. VAR-SOM-SOLO

Implementation = VAR-SOM-SOLO



Isolation Resistors for 6UL Only!
Note[1] Resistor for isolating stubs & minimizing emc radiation.
Signal shared on SOM-6UL LCMIF* bus.
Note[2] Resistor for isolating stubs & minimizing emc radiation.
Signal shared on SOM-6UL LCMIF* bus.




03A. VAR-SOM-6UL_CONN			
Size C	Document Number	Project	Rev
	Concerto-Board	Concerto-Board	2.3_R18
Designer:	Leonid S.	Approved By:	
Date:	Sunday, August 27, 2023	Sheet	3 of 10

04. VAR-SOM-SOLO/DUAL Connector



RJ45



SIGNAL ISOLATOR

BASE_PER_3V3

U17

GND

C101 10µF

5 VCC

N.C.

24

16 NC5

19 NC4

20 NC6

22 NC3

23 NC2

7 COM5

6 ENET2_RD1

9 COM4

8 ENET2_RD0

4 ENET2_TX_EN

3 COM5

2 ENET2_TD0+

1 COM2

GND

17 EN1

21 SEL123

11 SEL456

25 GND

15 NO5

14 NO4

13 NO3

12 NO2

10 NO1

8

R82 4.7K

R81 4.7K

I2C/H_C_SDA_BASE

I2C/H_C_SCL_BASE

I2C/H_SCL_BASE

I2C/H_SDA_BASE

TS3A27518ERTWR

6UL ENET2 fast charging lines from long stubs

L: COM to NC
H: COM to NO

[illegible][illegible]

DIGITAL MIC

U27 IC27
HEADER 2X1

U13
SPM0423HD4H-WB

DMIC_CLK

DMIC_DATA

BASE_PER_3V3

VDD

GND



1.00nF




Title 05. Ethernet, Audio, CAN			
Size A3	Document Number Concerto-Board	Project Concerto-Board	Rev 1.3_R116
Designer: Leonid S.		Approved By:	
Date: Sunday, August 27, 2023		Sheet 5 of 10	

06. USB, AUDIO, PCIe, SD, SATA

uSD CARD




MX6/SOLO/MX8X PCIe



07. HDMI, MIPI-CSI, CSI

MX6/SOLO HDMI MX8X CSI




MX6/SOLO MIPI-CSI


Connects to Variscite Custom MIPI-CSI2 Camera Board
Qualified with x1 OV5640.

LAYOUT NOTE:


Differential Impedance (DIFF): 100 ohms
Single Ended (SE): 50 ohms
HS mode: DIFF
LP mode: SE



I2C Level Translator



MX6/SOLO CAMERA BUFFERS



Title 07. HDMI, MIPI-CSI, CSI			
Size A4	Document Number Concerto-Board	Project Concerto-Board	Rev 1.3_R16
Designer: Leonid S.		Approved By:	
Date: Sunday, August 27, 2023		Sheet 7 of 10	


08. Display, Touch, Headers

DISPLAY

LVDS_DISP#A

LAYOUT NOTE:


LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms



LVDS_DISP2 6UL - NA

LAYOUT NOTE:


LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms



MIPI-DSI (MX6/SOLO) SPI2 (6UL) QSPI0B (MX8X)


LAYOUT NOTE:

LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms




TOUCH

CAPACITIVE TOUCH




RESISTIVE TOUCH




HEADERS

UART/ESAI/CAN




I2C/SAI



Note: - J14.10 to used
SOM GPIO function for RTC Wake.


I2C/SPI

Note:
In order to enable Base I2C signals
ETH_RST_B/I2C_BASE_EN_B
need to be driven LOW
See pp. 05- ETH



ANALOG


Note:
Connect J17.3 to used
SOM WDOG_B function.



09. BOOT, Buttons, LEDs

NOTE: 6UL BOOT MODE


BOOT_MODE1 - Place PU close to SATA line to minimize stub
Clean GND under R83 pad
BOOT_MODE0 - Avoid driving High during boot/ PD on SOM




All LCDIF_D[0..23] pins should not be driven during boot to undesired value.

Note: For full LCDIF boot values see datasheet of allowed values per pin


BOOT SEL




BUTTONS



LEDS



SOLO BOOT_CFG




Title
09. BOOT, Buttons, LEDs


Size	Document Number	Project	Rev
A			1.3_R1 6
Designer: Leonid S.		Approved By:	
Date: Sunday, August 27, 2023		Sheet 9 of 10	

10. Power, RTC, BoardID, Reset, Debug


12V POWER JACK & ON/OFF Switch




12V TO 5V/6A




3.3V/4A FROM 5V




3.3V BASE




1.8V/0.3A BASE




1.5V/0.3A BASE




SOM PWR




Optional FAN




RTC BATTERY




BOARD ID




MECHANICS



DEBUG UART USB BRIDGE



RESET & WATCHDOG



File	10_Power_RTC_BoardID
Rev	A2
Docu	Document Name
Project	Concerto-Board
Author	Leonard S.
Date	Sunday, August 27, 2018
Approved By	
Sheet	10 of 10