

Symphony-Board



**CONTENT**

PAGE NO.	SCHEMATIC PAGE
1	Cover
2	Block Diagram
3	SOM
4	VAR-SOM-MXxx Connector
5	Power, Reset, Boot, RTC, EEPROM
6	uSD, Audio, CAN
7	Camera, HDMI, DP
8	Ethernet
9	PCIe
10	Debug UART, LEDs, SWs
11	LVDS, DSI, Touch
12	USB2 Host
13	USB3, uSATA
14	Headers

**Disclaimer:**

Schematics are for reference only.  
 Variscite LTD provides no warranty for the use of these schematics.  
 Schematics are subject to change without notice.

**Revision History**

Document	Carrier	
1.0	1.0	Initial
1.1	1.1	Released
1.2	1.1	Updated Block Diagrams Added SH1 wire short symbol Updated Compatability value for SOM pins 68,69,176 Updated SOM pin 22 net name Fixed U22,B1, C113.1 net name Fixed R1-R2,R35-R38 net name
1.3	1.2	Removed SH1 wire short, J1.68 routed to capacitive touch Changed R29 to C185 Changed R123,R127 to N.C. Added resistors R130-132 Removed ADC, I1xx alternate function from VAR-SOM-MX8 Symbol Updated PCIe resistor assembly note
1.4	1.2	Updated Parallel Camera/HDMI/DP Note Fixed ETH pin names VAR-SOM-MX8X Symbol
1.5	1.2A	Disconnected R129
1.6	1.2A	Added VAR-SOM-MX8M-MINI Block Diagram and Symbol PRE-RELEASE VERSION !!!! Subject to change without notice
1.7	1.2B	Fixed VAR-SOM-MX8M-MINI Symbol Changed U29,U30,U31 to P/N: PFF2193 Changed R60 to 47K
1.8	1.2C	Update VAR-SOM-MX8M-MINI Symbol to V1.1 with side notes for v1.0B(Early access customers) Update VAR-SOM-MX8M-MINI Block Diagram POR circuitry fed by VCC_SOM; see U7 R60 R61 R40 R60 D5 Removed
1.9	1.2D	Raise VCC_3V3 to Nominal 3.39V for VAR-SOM-MX8M-MINI/NANO power up threshold voltage requirement of >3.35V
1.10	1.2E	Reference for new designs: (changes not implemented in V1.2 BRD) * Added x2 studs for heat plate support * Base_per_3v3 added slew rate limit * U7 (Base POR circuit) added CB_WDOG resistor assbly options * U29 U30 U31 - Added assembly note * VAR-SOM-MX8M-NANO pages added with symbol pinout * VAR-SOM-MX8 Connector update - added NC on /? assembly options * Power switch in OFF position discharge of Custom rails added * Ethernet magnetics - support two Marf; Pulse & UDE; * Base RJ45 LEDs matched to SOM behaviour;
1.11	1.3	* Added VAR-SOM-MX8M-PLUS Preliminary Symbol and Block Diagram Symbol is Pre-Release. Version! Subject to change without notice. * All C1210 capacitor footprint updated to C1210_v0 * MS1 to MS6 not assembled
1.12	1.3A	* ETH1 PHY clock filter U9 replaced with 49.9 Ohm /0603 resistor * Added design note for ETH1 switches U8 and U10.
1.13	1.4	* MS5 and MS6 location adopted to heatplate design - Layout * Update J1 Manufacturer P/N, NAME and footprint to represent the assembled part * Replace PCIe AC caps on RX lines with 0 ohm resistors * Updated VAR-SOM-MX8M-PLUS Symbol pins 1 58 80, swap pins 41 43 and 84 147 * J19 Modify Camera connector orientation * Remove U8 U10 analog switches on ETH1 * U9 revert to EMI filter on RGMII_RX clock line * Added RN1 RN2 RN3 R151 R136 isolating stubs on ETH1 RGMII signals * U26 footprint updated to DS * Y1 C58 C67 updated * Support for VAR-SOM-6UL boot: - BOOT_MODE1 - R117 assembled - BOOT_MODE0 - Added PD R149 - USB#A PWR to HOST; J23 always enabled * Remove R39 on pin J1.156 to support SOM-MX8MP 2nd MIPI-CSI Lane2 routing * J3 J30 pinout change
1.14	1.4A	* Support for VAR-SOM-MX8MP USB OTG - Changed U5.P4 Pull for board identification, U21.9 connected to GPIO: - Changed R43,R130,R106 to N.C. - Changed R44,R132 to Assembled  * Changed Q4 P/N from: TPS27082L (EOL) to -> TPS27081A * Updated VAR-SOM-MX8M-PLUS Block Diagram, Symbol pins 36,38 names * Added notes for SOM pins 29,79,84
1.15	1.4A	Changes in v1.14/1.4A for R43,R44 were not implemented (part of board identification) and only appear in revision history; board identification implemented via EEPROM U3. Board identification required for OS to identify method of OTG ID used: PTN5150 or GPIO
1.16	1.5	* Modified VCC_3V3 to 3.35V nominal for all SOMs. For VAR-SOM-MX8M-MINI/NANO, power up threshold voltage requirement of >3.35V is implemented using Q10,R152 * Added note for VAR-SOM-MX8M-MINI/NANO pin 91
1.17	1.5	* Updated note for I2C#B pull up resistors
1.18	1.5	* Updated note for PTN36043BXY chip
1.19	1.5A	* Q10 changed to 2N7002P.215 Transistor Q10 changed to 2N7002P to stabilize the SOM voltage in the OFF state. Old transistor leakage current (IDG) changed the feedback current and increased the SOM voltage. 2N7002P does not have SG diode that allowed IDSS to flow into the Gate  * SOM Pin 84 Note changed
1.20	1.6	Ethernet PHY replaced to ADIN1300 R22,R23,R35,R36 assembled with Ferrite Bead C185 assembled with 10K resistor, R30 not assembled U2 changed to CBTL02043B USB3 crossover switch changed to CBTL02043B
1.21	1.6A	Due to EOL: U35 changed to NFL18ZT207H1A3D Due to allocation problems: U13 changed to SN65HVD232QDR



Doc 01_Cover	Project Symphony-Board	Rev 1.1
Doc 01_Cover	Project Symphony-Board	Rev 1.1
Doc 01_Cover	Project Symphony-Board	Rev 1.1
Doc 01_Cover	Project Symphony-Board	Rev 1.1

# 03.SOM

For cross probing between SOM symbol and the specific SOM Connector used, set the "Implementation" property value in SOM port symbol to one of the following:

1. VAR-SOM-MX6
2. VAR-SOM-MX8
3. VAR-SOM-MX8X
4. VAR-SOM-MX8M-MINI
5. VAR-SOM-MX8M-NANO
6. VAR-SOM-MX8M-PLUS



For complete alternate function per pin and specific SOM: please refer to "VAR-SOMs\_Compatibility\_and\_Pinout.XLS" located at: [ftp://ftp.variscite.com/SOM\\_Compatibility](http://ftp.variscite.com/SOM_Compatibility)

### OFF PAGE CONNECTOR INDEX:

1. Function# :Interface common to ALL SOMs
2. J1.xxx-Function :Interface common to certain SOMs or Used for carrier board common function
3. J1.xxx :No common interface

### Compatibility list

Describes the ALT# per SOM for compatibility. Order of names: (MX6/MX8/MX8X/MX8MM/MX8MN/MX8MP) Note: single name means identical name for all.



R8 R10 R12 R13: MX8X SOM:


without Touch screen controller on SOM, remove to prevent stubs on high speed lines




Doc Number	Project	Rev
SymphonyBoard	SymphonyBoard	1.0A
Author	Approved By	
Monday, April 24, 2017	Blatt	2 of 24

# 05. Power, Reset, Boot, RTC, EEPROM

## 12VDC INPUT Main Switch




## POWER DISCHARGE




## SOM BOOTSTRP

**Boot Options:**  
**OFF : INT**  
**ON : SD**  
 Internal boot is from eMMC  
 MX6 for eMMC boot see additional changes note


For supporting MX6 eMMC boot option:  
 Remove R9  
 Assemble R56,R11  
 Note: Normal configuration is with NAND




## 5V/8A FROM PWR JACK




## 3.35V/8A FROM PWR JACK




## 1.5V BASE




## 1.8V BASE




## BASE\_3V3




## PINS 31 33 35 POWER




## RTC BATTERY



## RESET CIRCUITRY



## FAN PWR




**Variscite**

Title: 05. Power,Reset,Boot,RTC,EEPROM




Size A3	Document Number	Project	Rev 1.6A_Rn.21
Designer: Aviad H	Approved By:		
Date: Monday, April 04, 2022	Sheet 3	of 24	

# 06. uSD, Audio, CAN


## SD POWER




## uSD CARD




## CAN BUS




## Headphones



## Line In




## DIGITAL MIC




Title 06. uSD, Audio, CAN			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6A
Designer: Monday, April 04, 2022		Approved By:	
2		Sheet 4 of 24	

# 07. Camera, HDMI, DP



## MIPI-CSI



**LAYOUT NOTE:**  
 Differential Impedance:100 ohms  
 SE 50 ohms  
 HS mode: DIFF  
 LP mode: SE  
 Lane rate 1.5Gbps

**Note:**  
 MIPI\_CSI#A signals appears on bottom side of J19 as of SymphonyBoard V1.4.


Note for U32 (analog switch):  
 Switch is to enable support for the following adapters:  
 Parallel camera, HDMI, DisplayPoly and second MIPI-CSI.

## J13: MX6/MX8-HDMI, MX8-DP, MX8X-CSI, MX8MP-2nd MIPI-CSI

Switch select controlled on adaptor will select between:

- 1) I2C#B which can export:  
 VAR-SOM-MX8X: I2C3 Used by parallel camera  
 VAR-SOM-MX8: HDMI DDC Used by HDMI (GPIO1\_22 in should be set High in SW)
- 2) LVDS#B\_TX3 which can export:  
 VAR-SOM-MX8(DP assembly option): HDMI AUX used by DP

Switch can be omitted when designing for only one of the the above interfaces.




**MX8MP signal note:**  
 MX8MP - via 50Mbps buffer on SOM  
 MX8MP - SOC IO  
 MX8MP - via 50Mbps buffer on SOM  
 MX8MP - SOC IO  
 MX8MP - SOC IO  
 MIPI-CSI-D03\_P diff. pair for MX8MP  
 MIPI-CSI-D03\_N diff. pair for MX8MP



Title 07. Camera, HDMI, DP			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6A_R1.21
Designer Aviad H		Approved By:	
Date Monday, April 04, 2022		Sheet 5 of 24	

# 08. Ethernet


## Header/Stub isolation resistors



Note:  
Customer requiring usage of J30 header (located on bottom side) should assemble these resistors if not assembled by default

## VDD\_ENET for SOM-MX8/MX8X/MX8MP



Power for ENET1\_RGMII IOs on SOM power fed from pin J1.38  
For specific SOM listed above, requiring second ETH port on ENET1 this power should be set to 1.8V source from U11 PHY



S="1" B0<A (MX6/SOLO): VCC\_SOM (same as BASE\_3V3 timing)  
S="0" B1<A (MX8/MX8X): ETH1\_VDDIO\_REG


## Gigabit Ethernet (Internal)

LAYOUT NOTE:  
Giga Ethernet Differential Pair, Follow Giga Ethernet routing guidelines.  
Differential Impedance: 100 ohms



LAYOUT NOTE:  
Place 10nF & 100nF capacitors for each power pin  
Place the capacitors as close as possible to the chip


LAYOUT NOTE:  
Giga Ethernet Differential Pair, Follow Giga Ethernet routing guidelines.  
Differential Impedance: 100 ohms



Title 08. Ethernet			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6A_R1.21
Designer: Monday, April 04, 2022		Approved By: Sheet 6 of 24	

# 09. PCIe

## PCIe CLK



### LAYOUT NOTE:

Differential Impedance:  
100 ohms


R22,R23,R35,R36 assembled with Ferrite Bead  
P/N: BLM15BA330SN1D for EMI suppression  
FOR SOM-MX6 using internal SoC clock:  
install 100nF instead of R37,R38  
remove R22,R23,R35,R36

### LAYOUT NOTE:

Place parallel termination resistors  
as close to the SOM connector  
as possible.

SOM-6UL NAND  
signals should  
not be driven

## mPCIexp



### LAYOUT NOTE:

Place parallel termination resistors  
close to the mPCIe connector

### LAYOUT NOTE:

Place AC caps close  
to the connector

### LAYOUT NOTE:

PCIe Differential Pairs, Follow PCIe routing guidelines.  
Differential Impedance: 85 ohms  
Length match +/-5mil




Title 09. PCIe			
Size A4	Document Number Symphony-Board	Project	Rev 1.6A_R1.21
Designer: Monday, April 04, 2022		Approved By:	
Date:		Sheet	7 of 24




# 10. Debug, GPIO Exp, Buttons, LED

## USB UART DEBUG




## GPIO EXPANDER




In VAR-SOM-MX8 SOM pin 29 EXP\_INT is referenced to 1.8V. When using pin 29 as an input pin driven by higher input voltage, use an external voltage divider or limit the current using a series resistor to a maximum of 1mA.

## GP BUTTON



## GP LED




Title 10. Debug, GPIO Exp, Buttons, LED			
Size A4	Document Number Symphony-Board	Project	Rev 1.6A_R1.21
Designer: Aviad H.		Approved By:	
Date: Monday, April 04, 2022		Sheet 8 of 24	





# 11. LVDS, DSI, Touch


## RESISTIVE TOUCH



## CAPACITIVE TOUCH




## Short circuit protection



Note for U30 U31:  
Recommended PN for new design FPF2193  
Assembled board can have FPF2194.

## LAYOUT NOTE:

LVDS Differential Pair, Follow LVDS routing guidelines. Differential Impedance: 100 ohms




Note: It is recommended to add placeholders for common mode chokes/ferrites on the LVDS lines for improvement of EMI suppression

## LVDS DISPLAY B

## LAYOUT NOTE:

LVDS Differential Pair, Follow LVDS routing guidelines. Differential Impedance: 100 ohms




Note: It is recommended to add placeholders for common mode chokes/ferrites on the LVDS lines for improvement of EMI suppression

## MIPI DSI DISPLAY

## LAYOUT NOTE:


LVDS Differential Pair, Follow LVDS routing guidelines. Differential Impedance: 100 ohms



Title 11. LVDS, DSI, Touch			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6A R1.2
Designer: Monday, April 04, 2022		Approved By: Sheet 9 of 24	

# 12. USB2 Host

## USB2 Host




### LAYOUT NOTE:

USB 2.0 Differential Pair, annotated with a ring around the pair. Follow USB 2.0 routing guidelines. Length Match: +/- 100 mils Differential Impedance: 90 ohms

CB-USB#A\_HOST\_PWR

### NOTE:

Power always enabled:  
 In order to control the power see page 14 "Headers"



Title 12. USB2 Host			
Size A4	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6A R1.2
Designer: Aviad H.		Approved By:	
Date: Monday, April 04, 2022		Sheet 10 of 24	


# 13. USB3, uSATA

## SATA/USB select

J1.93-SATA\_RX-USB3\_SS3\_RX\_P  
 J1.91-SATA\_RXN-USB3\_SS3\_RX\_N  
 J1.97-SATA\_TX-USB3\_SS3\_TX\_P  
 J1.99-SATA\_TXN-USB3\_SS3\_TX\_N

EXP\_USB3\_SATA\_SEL


SEL = LOW: A <-> B  
 SEL = HIGH: A <-> C  
 XSD = LOW: ON  
 XSD = HIGH: OFF  
 By default, lines routed to SATA




LAYOUT NOTE:  
 SATA Differential Pair. Follow SATA routing guidelines. Differential Impedance: 85 ohms Length match +/-5mil

## SATA 2.0

LAYOUT NOTE:  
 Layout Note Place AC caps close to the connector




## USB TYPE C Circuitry




Usage of native USB\_ID for iMX8MP requires patches not included in the formal release, pull up should be to 1.8V.  
 For simple OTG function for VAR-SOM-MX8-PLUS Connect J1.72 GPIO to U22 PTN ID output - same solution applies also for VAR-SOM-MX8/8X/8M-MINI USB#B\_OTG\_ID can be left floating if not used.

## Config Channel Logic Detection & Indication of Plug Orientation




## 5V Source Load Switch



USB Profile 1 = 5 V @ 2.1 A

LAYOUT NOTE:  
 USB 2.0 Differential Pair, annotated with a ring around the pair. Follow USB 2.0 routing guidelines. Differential Impedance: 90 ohms



## USB TYPE C



Title 13. USB3, uSATA			
Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6A, R1.21
Designer: Aviad H.		Approved By:	
Date: Monday, April 04, 2022		Sheet 11 of 24	


# 14. Headers

Headers arranged for compatible alternate function



I2C\_A has internal pulls in Camera buffer  
 I2C\_B has internal pulls in MX6/MX8/MX8X/MX8MP SOMs.  
 For MX6MM/MX8MM/6UL SOMs - external pull ups should be added.

Headers arranged for partial compatible alternate function



**COLD RESET ON WDOG\_B EVENT for MX6/SOLO and 6UL SOMs**

Listed above SOMs require short on headers to get "reboot" to function.  
 For all other watch dog looped on SOM

CB_WDOG_B	Symphony Board reset	See J3.17
	circuitry watch dog input	
J1.57_EXT	SOM_6UL: PIN57 WDOG1_B	See J3.11
PWM#B_CPT_INT	MX6/SOLO: PIN68 WDOG1_B	See J18.1

**USB#A Host VBUS power control**

In order to control the USB#A HOST VBUS power a short is required:

CB-USB#A_HOST_PWR	Symphony Board U22 control input	See J3.12
J1.82-USB#A_HOST_PWR		See J3.18

For complete header alternate function refer to "VAR-SOMs\_Compatibility\_and\_Pinout.XLS" located at:  
[ftp://ftp.variscite.com/SOM\\_Compatibility](ftp://ftp.variscite.com/SOM_Compatibility)


Title: 14. Headers			
Size: A4	Document Number: Symphony-Board	Project: Symphony-Board	Rev: 1.6A
Designer: Aviad H.		Approved By:	
Date: Monday, April 04, 2022		Sheet: 12 of 24	

# 02. Block Diagram VAR-SOM-MX8

## Symphony-Board

Doc rev 1.1

### VAR-SOM-MX8




Pin2pin with additional VAR -SOM products. Please check pin -list document for details.

Not Compatible

02. Block Diagram VAR-SOM-MX8

Size A3	Document Number Symphony-Board	Project Symphony-Board	Rev 1.6A_R1.21
Designer: Aviad H.	Approved By:		Sheet 15 of 24
Date: Monday, April 04, 2022			

# 04. VAR-SOM-MX8 Connector



04 VAR-SOM-MX8 Connector

Doc No:	Document Number	Page	Revision
04	Synphony-Board	Synphony-Board	1.0
Author:	Approved By:	Date:	Sheet
Amal H.		Monday, April 24, 2017	16 of 24