

01. Cover

VAR-SP8CustomBoard



CONTENT

PAGE NO.	SCHEMATIC PAGE
01.	COVER
02.	BLOCK DIAGRAM
03.	SPEAR-MX8
04.	POWER, MECHANICS, RTC, BOARDID
05.	ETH, USD, AUDIO, CAN, RS422
06.	CAMERA, HDMI IN
07.	HDMI, EDP OUT
08.	PCIE, USATA
09.	DEBUG UART, BOOT, LEDS, SWS
10.	LVDS, TOUCH
11.	USB 2 HOST, USB 2 OTG
12.	USB 3
13.	HEADERS
14.	PINMUX J1 & J2
15.	PINMUX J3 & J4

Disclaimer:

Schematics are for reference only.
Variscite LTD provides no warranty for the use of
these schematics.
Schematics are subject to change without notice.


Revision History

Document	Carrier	
1.0	1.0	INITIAL
1.1	1.1	1) Power supplies changed to 12V in and 6A output 2) SOM power in pins were added in place of ground. 3) 2 Additional GPIO pins routed to MIPI-CSI2 edge connector
1.2	1.1A	1) RS422 RX_EN line routed to GPIO 2) Power Jack J43 changed to 2mm instead of 2.5mm
1.3	1.2	1) New layout. All previous changes implemented 2) Change SATA lines to 100 Ohms differential 3) M40_GPIO0_01 line moved to support PCI clock disable 4) HDMI_RX0_HPD pull up added 5) U31, U41 Note added.
1.4	1.3	1) U34 changed to PTN36043ABXY. 2) HDMI Out port section changed (replaced HDMI companion chip with simple ESD devices) 3) U31, U41 changed to PPF2193 4) R0402, C0402, TPD4EUSB30, SDC224-A Footprints changed 5) R0603, R1210, MHCIO5030-6R8M-R8 Footprints changed 6) MA2SD290GL changed to BAS70JFILM 7) Q2 changed to TPS27081A 8) Optional resistor R92 Removed 9) R91 Changed to 49.9R 10) UART Selection table updated for easier understanding
1.5	1.3	1) J1.27, J1.29, J4.47 Pin names updated to correct GPIO number 2) ETH1 Bypass function names updated on J3 3) DSI_CLK_P and DSI_CLK_N swapped on J1 and J20
1.6	1.3	1) U34 changed to PTN36043BXY to reflect actual assembly 2) U34 EOL Note added
1.7	1.3A	1) HDMI_RX section is NC due to NXP PCN 202012002I 2) MLB section not supported due to NXP PCN 202012002I
1.8	1.3A	1) J3.20 & J3.22 pin names swapped to be consistent with the datasheet.

Title 01. Cover			
Size A3	Document Number VAR-SP8CustomBoard	Project VAR-SP8CustomBoard	Rev 1.3A
Designer: Leonid S.		Approved By:	
Date: Thursday, May 25, 2023		Sheet 1 of 15	

02. Block Diagram

VAR-SP8CustomBoard V1.1




Title 02. Block Diagram			
Size A3	Document Number VAR-SP8CustomBoard	Project VAR-SP8CustomBoard	Rev 1.3A
Designer: Leonid S.		Approved By:	
Date: Monday, January 25, 2021		Sheet 2 of 15	

03. SPEAR-MX8




04. Power, Mechanics, RTC, Board ID


DC-IN - 12V




5V/6A FROM PWR JACK




3.3V/3A FROM 5V BASE BOARD POWER




3.45V/6A FROM PWR JACK




1.5V/0.3A BASE




SOM VCC_HSIC




RESET & WATCHDOG




RTC BATTERY



BOARD ID



SD POWER




MECHANICS

SOM MOUNTING STANDOFF


Place on TOP



CHASSIS HOLES



FAN : 5V/0.2A




04. Power, Mechanics, RTC, Board ID	
Doc No	Document Number
Rev A2	Project
Author: Leonard S.	Approved By:
Date: Monday, January 25, 2021	Sheet 4 of 15

05. ETH, uSD, AUDIO, CAN, RS422

LAYOUT NOTE:

Giga Ethernet Differential Pair,
Follow Giga Ethernet routing
guidelines.
Differential Impedance: 100 ohms


Gigabit Ethernet1



LAYOUT NOTE:

Giga Ethernet Differential Pair,
Follow Giga Ethernet routing
guidelines.
Differential Impedance: 100 ohms

Gigabit Ethernet2




AUDIO


Headphones

LAYOUT NOTE:


CODEC HPOUTFB need to short
with AGND on connector




Line In




DIGITAL MIC




uSD CARD



CAN BUS



RS-422 TRX



File			
05. ETH, uSD, AUDIO, CAN, RS422			
Size	Document Number	Project	Rev
A3	VAR-SP8CustomBoard	VAR-SP8CustomBoard	1.3A
Designer:	Leonid S.	Approved By:	
Date:	Monday, January 25, 2021	Sheet	5 of 15

uHDMI IN PORT
NOT SUPPORTED DUE TO NXP PCN 202012002I

[illegible]

LAYOUT NOTE:

Differential Impedance:100 ohms
 IE 50 ohms

IS mode: DIFF
 P mode: SE
 Lane rate 1.5Gbps

NOTE:

I2C and GPIO run @ 1.8V

I2C and GPIO run @ 1.8V



Title 06. CAMERA, HDMI IN			
Size A3	Document Number VAR-SP8CustomBoard	Project VAR-SP8CustomBoard	Rev 1.3A
Designer: Leonid S.		Approved By: Leonid S.	
Date: Monday, January 25, 2021		Sheet 6 of 15	

07. HDMI, eDP Out

HDMI/eDP/DP SWITCH

DP PORT

HDMI OUT PORT

HDMI POWER



Title 07. HDMI, eDP Out			
Size A3	Document Number VAR-SP8CustomBoard	Project VAR-SP8CustomBoard	Rev 1.3A
Designer: Leonid S.		Approved By: Leonid S.	
Date: Monday, January 25, 2021		Sheet 7 of 15	

5	4	
08. PCIe, uSATA		


SATA 3.0

LAYOUT NOTE:


Layout Note
Place AC caps close
to the connector

SATA Differential Pair. Follow
SATA routing guidelines.
Differential impedance: 100 ohms

SATA Differential Pair, Follow
SATA routing guidelines.
Differential Impedance: 100 ohms
Length match +/-5mil




PCIE CLK DIST.



mPCIexp

Customboard 5V power supply is limited to 3A, shared with Board's USB and SATA devices. Do not connect devices which exceed current limitation.




LAYOUT NOTE:

PCIE Differential Pairs, Follow PCIe routing guidelines.
Differential Impedance: 85 ohms
Length match +/-5mil

PCIe 3.0
1.5 - 8 Gbps lanes
2.0: 8b/10b encoding
3.0: 128b/130b encoding


PCIe Differential Pairs, Follow PCIe routing guidelines.
Differential Impedance: 85 ohms
Length match +/-5mil




Title			
08. PCIe, uSATA			
Size	Document Number	Project	Rev
A3	VAR-SP8CustomBoard		1.3A
Designer: Leonid S.		Approved By: Leonid S.	
Date: Monday, January 25, 2021		Sheet 8 of 15	

09. DEBUG UART, BOOT, LEDs, SWs

USB UART DEBUG




GP BUTTONS




SOM BOOTSTRP

Boot Options:
(bit order 5-3-2)
0-0-0 : Fuse
0-0-1 : Serial
0-1-0 : eMMC
0-1-1 : SD
1-0-0 : SATA




GP LEDs




10. LVDS, TOUCH


RESISTIVE TOUCH



CAPACITIVE TOUCH




Short circuit protection



LVDS DISPLAY1 CH0

LAYOUT NOTE:


LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms



MIPI DSI DISPLAY

LAYOUT NOTE:

LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms




NOTE:
For the MIPI-DSI to LVDS Bridge assemble:
J250: Located as pins 1-2 of 24
J24: Located as pins 3-22 of 24
J25: Located as pins 23-24 of 24

LVDS DISPLAY0 CH0

LAYOUT NOTE:


LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms



LVDS DISPLAY0 CH1

LAYOUT NOTE:

LVDS Differential Pair, Follow
LVDS routing guidelines.
Differential Impedance: 100 ohms



Title 10. LVDS, TOUCH			
Size A3	Document Number VAR-SP8CustomBoard	Project VAR-SP8CustomBoard	Rev 1.3A
Designer: Leonid S.		Approved By:	
Date: Monday, January 25, 2021		Sheet 10 of 15	

Remarks


LVDS CAN BE MUX'd VIA RES SEL
WITH DSI CHANNELS Lane rate:
80 Mbps to 1.5 Gbps

LVDS display running
w/3 lanes referred as
miniLVDS


LCD: GKTW70SDA4E8E
SV0.458
3.3V/0.17A

11. USB 2 HOST, USB 2 OTG


USB2.0 HUB



USB HOST1 PWR




USB HOST2 PWR




Boot from USB will require adapter

USB HOST1

USB HOST2



USB OTG1 uUSB




File
11. USB 2 HOST, USB 2 OTG


Size A3	Document Number VAR-SP8CustomBoard	Project VAR-SP8CustomBoard	Rev 1.3A
Designer: Leonid S.		Approved By:	
Date: Monday, January 25, 2021		Sheet 11 of 15	

12. USB 3


USB TYPE C CIRCUITRY




Config Channel Logic Detection & Indication of Plug Orientation



5V Source Load Switch




USB TYPE C





Title 12. USB 3			
Size A3	Document Number VAR-SP8CustomBoard	Project VAR-SP8CustomBoard	Rev 1.3A
Designer: Leonid S.		Approved By:	
Date: Monday, January 25, 2021		Sheet 12 of 15	

13. Headers


3.3V HEADERS




MLB NOT SUPPORTED
DUE TO NXP PCN 202012002I




1.8V HEADER



USED FOR VARISCITE TESTING



I2C PULL UPS



File 13. Headers			
Size A3	Document Number VAR-SP8CustomBoard	Project VAR-SP8CustomBoard	Rev 1.3A
Designer: Leonid S.		Approved By:	
Date: Monday, January 25, 2021		Sheet 13 of 15	

14. PINMUX J1 & J2

	ALT0	ALT1	ALT2	ALT3	CB_FUNCTION
GPT0_COMPARE	LSIO.GPT0.COMPARE	LSIO.PWM3.OUT	LSIO.GPI00.IO16	LSIO.KPP0.COL6	
GPT1_CLK(I2C2_SCL)	LSIO.GPT1.CLK	DMA.I2C2_SCL	LSIO.KPP0.COL7	LSIO.GPI00.IO17	
GPT1_COMPARE(I2C2_SDA)	LSIO.GPT1.COMPARE	LSIO.PWM2.OUT	LSIO.KPP0.ROW5	LSIO.GPI00.IO19	
M41_I2C0_SCL	M41.I2C0_SCL	M41.UART0.RX	M41.GPI00.IO02	LSIO.GPI00.IO10	
M41_GPI00_01	M41.GPI00.IO01	M41.TPM0.CH1	DMA.UART3.TX	LSIO.GPI00.IO13	
GPT1_CAPTURE(I2C2_SDA)	LSIO.GPT1.CAPTURE	DMA.I2C2_SDA	LSIO.KPP0.ROW4	LSIO.GPI00.IO18	
SCU_BOOT_MODE5	SCU.DSC_BOOT_MODE5	SCU.PMIC.I2C.SDA			
SCU_GPI00_01(SCU_UART0_TX)	SCU.GPI00.IO01	SCU.UART0.TX		LSIO.GPI00.IO29	
SCU_GPI00_00(SCU_UAH0_RX)	SCU.GPI00.IO00	SCU.UART0.RX		LSIO.GPI00.IO28	
SCU_GPI00_05(GPI01_IO01)	SCU.GPI00.IO05	SCU.GPI00.IOXX.PMIC.A53.ON		LSIO.GPI01.IO01	
SCU_GPI00_06(GPI01_IO02)	SCU.GPI00.IO06	SCU.TPM0.CH0		LSIO.GPI01.IO02	
UART1_TX	DMA.UART1.TX	DMA.SPI3.SCK		LSIO.GPI00.IO24	
UART1_CTS_B	DMA.UART1.CTS.B	DMA.SPI3.CS0	DMA.UART1.RTS.B	LSIO.GPI00.IO27	
UART1_RTS_B	DMA.UART1.RTS.B	DMA.SPI3.SDI	LSIO.GPI01.CTS.B	LSIO.GPI00.IO26	
UART1_RX	DMA.UART1.RX	DMA.SPI3.SDO		LSIO.GPI00.IO25	
UART0_TX	DMA.UART0.TX			LSIO.GPI00.IO21	
UART0_CTS_B	DMA.UART0.CTS.B	LSIO.PWM1.OUT	DMA.UART2.TX	LSIO.GPI00.IO23	
UART0_RTS_B	DMA.UART0.RTS.B	DMA.PWM0.OUT	DMA.UART2.RX	LSIO.GPI00.IO22	
UART0_RX	DMA.UART0.RX			LSIO.GPI00.IO20	
LVDS1_I2C1_SDA(GPI01_IO15)	LVDS1.I2C1.SDA	DMA.UART3.RX		LSIO.GPI01.IO15	USB_HOST2_OCSn
LVDS1_I2C1_SCL(GPI01_IO14)	LVDS1.I2C1_SCL	DMA.UART3.TX		LSIO.GPI01.IO14	USB_HOST2_PWR_EN
LVDS1_I2C0_SDA(GPI01_IO13)	LVDS1.I2C0.SDA	LVDS1.GPI00.IO03		LSIO.GPI01.IO13	USB_HOST1_OCSn
LVDS1_I2C0_SCL(GPI01_IO12)	LVDS1.I2C0_SCL	LVDS1.GPI00.IO02		LSIO.GPI01.IO12	USB_HOST1_PWR_EN
LVDS1_GPI00_1000(LVDS1_PWM0_OUT)	LVDS1.GPI00.IO00	LVDS1.PWM0.OUT		LSIO.GPI01.IO10	CAPTOUCH_RST
LVDS1_GPI001(GPI01_IO11)	LVDS1.GPI001			LSIO.GPI01.IO11	
LVDS0_I2C1_SDA(UART2_RX)	LVDS0.I2C1.SDA	DMA.UART2.RX		LSIO.GPI01.IO09	
LVDS0_I2C1_SCL(UART2_TX)	LVDS0.I2C1_SCL	DMA.UART2.TX		LSIO.GPI01.IO08	
LVDS0_I2C0_SDA(GPI01_IO07)	LVDS0.I2C0.SDA	LVDS0.GPI00.IO03		LSIO.GPI01.IO07	USB_HUB_RESET_N
LVDS0_I2C0_SCL(GPI01_IO06)	LVDS0.I2C0_SCL	LVDS0.GPI00.IO02		LSIO.GPI01.IO06	USB_HUB_CONNECT
LVDS0_GPI001(GPI01_IO05)	LVDS0.GPI001			LSIO.GPI01.IO05	CAP_TOUCH_INT
LVDS0_GPI00_1000(LVDS0_PWM0_OUT)	LVDS0.GPI00.IO00	LVDS0.PWM0.OUT		LSIO.GPI01.IO04	
SAI1_RXD	AUD.SAI1.RXD	AUD.SAI0.TXFS		LSIO.GPI03.IO13	
SAI1_TXFS(SAI1_RXFS)	AUD.SAI1.TXFS	AUD.SAI1.RXFS		LSIO.GPI03.IO17	
SPI2_CS0	DMA.SPI2.CS0			LSIO.GPI03.IO10	
SPI2_SDO	DMA.SPI2.SDO			LSIO.GPI03.IO08	
ESAI1_TX0	AUD.ESAI1.TX0	AUD.SAI2.RXD		LSIO.GPI02.IO08	
ESAI1_FSR	AUD.ESAI1.FSR			LSIO.GPI02.IO04	
ESAI1_SCKR	AUD.ESAI1.SCKR			LSIO.GPI02.IO06	
ESAI1_FST	AUD.ESAI1.FST			LSIO.GPI02.IO05	
SPI2_CS1(SAI0_TXFS)	DMA.SPI2.CS1	AUD.SAI0.TXFS		LSIO.GPI03.IO11	
MCLK_IN0(GPI03_IO00)	AUD.ACM.MCLK.IN0	AUD.ESAI0.RX.HF.CLK		LSIO.GPI03.IO00	GP_LED3
MIPI_CS10_MCLK_OUT	MIPI.CS10.ACM.MCLK.OUT			LSIO.GPI01.IO24	
MIPI_CS11_MCLK_OUT	MIPI.CS11.ACM.MCLK.OUT			LSIO.GPI01.IO29	
MIPI_CS10_I2C0_SCL	MIPI.CS10.I2C0_SCL			LSIO.GPI01.IO25	
MIPI_CS11_I2C0_SDA	MIPI.CS11.I2C0_SDA			LSIO.GPI02.IO01	
MIPI_CS10_GPI00_1000	MIPI.CS10.GPI00.1000	DMA.I2C0_SCL		LSIO.GPI01.IO27	CS10_RST
MIPI_CS10_GPI00_01	MIPI.CS10.GPI00.01	DMA.I2C0_SDA		LSIO.GPI01.IO28	CS10_PWDN
MIPI_CS10_I2C0_SDA	MIPI.CS10.I2C0_SDA			LSIO.GPI01.IO26	
MIPI_CS11_I2C0_SCL	MIPI.CS11.I2C0_SCL			LSIO.GPI02.IO00	
MIPI_CS11_I2C0_SDA	MIPI.CS11.GPI00.1000	DMA.UART4.RX		LSIO.GPI01.IO30	CS11_RST
MIPI_CS11_GPI00_00	MIPI.CS11.GPI00.00	DMA.UART4.TX		LSIO.GPI01.IO31	CS11_PWDN
MIPI_CS11_GPI00_01	MIPI.CS11.GPI00.01				
SPI0_SDI	DMA.SPI0.SDI	AUD.SAI0.RXD		LSIO.GPI03.IO04	
SPI0_SCK	DMA.SPI0.SCK	AUD.SAI0.RXC		LSIO.GPI03.IO02	
SPI0_SDO	DMA.SPI0.SDO	AUD.SAI0.TXD		LSIO.GPI03.IO03	
SPI0_CS0	DMA.SPI0.CS0	AUD.SAI0.RXFS		LSIO.GPI03.IO05	
SPI0_CS1	DMA.SPI0.CS1	AUD.SAI0.TXC		LSIO.GPI03.IO06	
SPI3_SDO	DMA.SPI3.SDO	DMA.FTM.CH0		LSIO.GPI02.IO18	RES_TOUCH_SPI
SPI3_CS0	DMA.SPI3.CS0	DMA.FTM.CH2		LSIO.GPI02.IO20	RES_TOUCH_SPI
SPI3_SCK	DMA.SPI3.SCK			LSIO.GPI02.IO17	RES_TOUCH_SPI
HDMI_TX0_TS_SCL(I2C0_SCL)	HDMI.TX0.I2C0_SCL	DMA.I2C0_SCL		LSIO.GPI02.IO02	
HDMI_TX0_TS_SDA(I2C0_SDA)	HDMI.TX0.I2C0_SDA	DMA.I2C0_SDA		LSIO.GPI02.IO03	

SOM J1

SOM J2



Title 14. PINMUX J1 & J2			
Size A3	Document Number VAR-SP8CustomBoard	Project VAR-SP8CustomBoard	Rev 1.3A
Designer: Leonid S.		Approved By:	
Date: Monday, January 25, 2021		Sheet 14 of 15	

15. PINMUX J3 & J4

	ALT0	ALT1	ALT2	ALT3	CB_FUNCTION
ENET0_MDC M40_GPIO0_01 USDH01_CMD USDH01_DATA0 USDH01_DATA1 USDH01_DATA2 USDH01_DATA3 USDH01_DATA4(GPIO0_1019) USDH01_DATA5(GPIO0_1020) USDH01_DATA6(GPIO0_1021)	ENET0_MDC M40_GPIO0.IO01 USDH01_CMD USDH01_DATA0 USDH01_DATA1 USDH01_DATA2 USDH01_DATA3 USDH01_DATA4 USDH01_DATA5 USDH01_DATA6	DMA.I2C4.S M40.TPM0.CH1 NAND.RE.N NAND.RE.P NAND.DOS.N NAND.DOS.P NAND.CE0.B NAND.RE.B NAND.WE.B	DMA.UART4.TX USDH01.WP	LSIO.GPIO4.I014 LSIO.GPIO0.I009 LSIO.GPIO5.I014 LSIO.GPIO5.I015 LSIO.GPIO5.I016 LSIO.GPIO5.I018 LSIO.GPIO5.I019 LSIO.GPIO5.I020 LSIO.GPIO5.I021 LSIO.GPIO4.I013	SW_BACK SW_HOME SW_VOLUP
ENET0_MDIO GPT0_CAPTURE GPT0_CLK M40_I2C0_SDA(M40_UART0_TX) M40_GPIO0_00 M41_I2C0_SDA M40_I2C0_SCL(M40_UART0_RX) M41_GPIO0_00 USDH01_STROBE(GPIO0_1023) USDH01_DATA7(USDH01_CD_B)	CONN.ENET0_MDIO LSIO.GPT0_CAPTURE LSIO.GPT0_CLK M40.I2C0.SDA M40.GPIO0.IO00 M41.I2C0.SDA M40.I2C0.SCL M41.GPIO0.IO00 CONN.USDH01_STROBE CONN.USDH01_DATA7	DMA.I2C4.SDA DMA.I2C1.SDA DMA.I2C1.SCL M40.UART0.TX M40.TPM0.CH0 M41.UART0.TX M40.UART0.RX M41.TPM0.CH0 CONN.NAND.CET.B CONN.NAND.ALE	LSIO.KPP0.COL5 LSIO.KPP0.COL4 M40.GPIO0.I003 DMA.UART4.RX M41.GPIO0.I003 M40.GPIO0.I002 DMA.UART3.RX CONN.USDH01.CD.B	LSIO.GPIO0.I015 LSIO.GPIO0.I016 LSIO.GPIO0.I007 LSIO.GPIO0.I008 LSIO.GPIO0.I011 LSIO.GPIO0.I006 LSIO.GPIO0.I012 LSIO.GPIO5.I022	
SPIDF0_TX SPI3_CS1(GPIO2_I021) SPIDF0_RX SPIDF0_EXT_CLK(GPIO2_I016) SPI3_SDI SPI2_SDI SA1_TXD(SA1_RXC) ESA1_SCKT	AUD.SPIDF0.TX DMA.SPI3.CS1 AUD.SPIDF0.RX AUD.SPIDF0_EXT.CLK DMA.SPI3.SDI DMA.SPI2.SDI AUD.SA1.TXD AUD.SA1.SCKT	AUD.MQS.L AUD.MQS.R DMA.DMA0.REQ.IN0 DMA.FTM.CH1	AUD.ACM.MCLK.OUT1 AUD.ACM.MCLK.IN1	LSIO.GPIO2.I015 LSIO.GPIO2.I021 LSIO.GPIO2.I014 LSIO.GPIO2.I016 LSIO.GPIO2.I019 LSIO.GPIO3.I009 LSIO.GPIO3.I016 LSIO.GPIO2.I007	RES_TOUCH_PENIRON GP_LED4 RES_TOUCH_SPI
ESA1_TX5_RX0 ADC_IN1 ADC_IN0 ADC_IN6 ADC_IN4 ADC_IN5 ADC_IN3 ADC_IN7 ADC_IN2 FLEXCAN1_RX FLEXCAN1_TX	AUD.ESA1.TX5_RX0 DMA.ADC.IN1 DMA.ADC.IN0 DMA.ADC.IN6 DMA.ADC.IN4 DMA.ADC.IN5 DMA.SPI1.SDI DMA.ADC.IN3 DMA.ADC.IN7 DMA.ADC.IN2 DMA.FLEXCAN1.RX DMA.FLEXCAN1.TX	DMA.SPI1.CS0 DMA.SPI1.SDO DMA.SPI1.SDI DMA.SPI1.SCK DMA.SPI1.CS1	LSIO.KPP0.COL1 LSIO.KPP0.COL0 LSIO.KPP0.ROW2 LSIO.KPP0.ROW0 LSIO.KPP0.ROW1 LSIO.KPP0.COL3 LSIO.KPP0.ROW3 LSIO.KPP0.COL2	LSIO.GPIO2.I013 LSIO.GPIO3.I019 LSIO.GPIO3.I018 LSIO.GPIO3.I024 LSIO.GPIO3.I022 LSIO.GPIO3.I023 LSIO.GPIO3.I021 LSIO.GPIO3.I025 LSIO.GPIO3.I020 LSIO.GPIO3.I031 LSIO.GPIO4.I000	
FLEXCAN0_TX MLB_DATA(SA13_RXD) MLB_SIG(SA13_RXC)	DMA.FLEXCAN0.TX MLB.DAT0 CONN.MLB.SIG	AUD.SA13.RXD AUD.SA13.RXC		LSIO.GPIO3.I030 LSIO.GPIO3.I028 LSIO.GPIO3.I026	
PCIE_CTRL1_CLKREQ_B PCIE_CTRL0_WAKE_B PCIE_CTRL1_WAKE_B(GPIO4_I031)	HSIO.PCIE1.CLKREQ.B HSIO.PCIE0.WAKE.B HSIO.PCIE1.WAKE.B			LSIO.GPIO4.I030 LSIO.GPIO4.I028 LSIO.GPIO4.I031	GP_LED1
PCIE_CTRL0_CLKREQ_B PCIE_CTRL0_PERST_B PCIE_CTRL1_PERST_B(GPIO5_I000)	HSIO.PCIE0.CLKREQ.B HSIO.PCIE0.PERST.B HSIO.PCIE1.PERST.B			LSIO.GPIO4.I027 LSIO.GPIO4.I029 LSIO.GPIO5.I000	GP_LED2
USB_HSIC0_STROBE USB_HSIC0_DATA ESA1_TX4_RX1 SA1_RXFS(SA10_RXD) USDH01_RESET_B ESA1_TX1	USB.HSIC0.STROBE USB.HSIC0.DAT0 AUD.ESA1.TX4_RX1 AUD.SA1.RXFS USDH01.RESET.B AUD.ESA1.TX1	DMA.I2C1.SCL DMA.I2C1.SDA		LSIO.GPIO5.I002 LSIO.GPIO5.I001 LSIO.GPIO2.I012 LSIO.GPIO3.I014 LSIO.GPIO4.I007 LSIO.GPIO2.I009	
ESA1_TX2_RX3(GPIO2_I010) ESA1_TX3_RX2(GPIO2_I011) MLB_CLK(SA13_RXFS)	AUD.ESA1.TX2_RX3 AUD.ESA1.TX3_RX2 MLB.CLK	AUD.SA13.RXFS		LSIO.GPIO2.I010 LSIO.GPIO2.I011 LSIO.GPIO3.I027	BC_GPIO1 BC_GPIO2
ENET1_REFCLK_125M_25M(GPIO4_I016) ENET1_REFCLK_125M_25M(GPIO4_I015) USB_SS3_TC3(I2C1_SDA) USB_SS3_TC3(USB_OTG1_OC) FLEXCAN2_RX(GPIO4_I001) FLEXCAN2_TX(GPIO4_I002) USB_SS3_TC1(I2C1_SCL) USB_SS3_TC0(USB_OTG1_PWR) SA1_TXC(SA10_TXC) SA1_RXC(SA10_TXD) SPI2_SCK ENET1_MDIO(I2C4_SCL) ENET1_MDIO(I2C4_SDA)	ENET1.REFCLK.125M.25M ENET1.REFCLK.125M.25M DMA.I2C1.SDA DMA.I2C1.SDA DMA.FLEXCAN2.RX DMA.FLEXCAN2.TX DMA.I2C1.SCL DMA.I2C1.SCL AUD.SA1.TXC AUD.SA1.RXC DMA.SPI2.SCK ENET1.MDC ENET1.MDIO	ENET1.PPS ENET1.REFCLK.125M.25M USB.OTG2_OC USB.OTG1_OC USB.OTG2_PWR USB.OTG1_PWR AUD.SA10.TXC AUD.SA10.TXD DMA.I2C4.SCL DMA.I2C4.SDA		LSIO.GPIO4.I016 LSIO.GPIO4.I015 LSIO.GPIO4.I006 LSIO.GPIO4.I009 LSIO.GPIO4.I001 LSIO.GPIO4.I002 LSIO.GPIO4.I004 LSIO.GPIO4.I003 LSIO.GPIO4.I009 LSIO.GPIO3.I017 LSIO.GPIO3.I012 LSIO.GPIO3.I015 LSIO.GPIO4.I018 LSIO.GPIO4.I017	BC_GPIO3 BC_GPIO4
FLEXCAN0_RX	DMA.FLEXCAN0.RX			LSIO.GPIO3.I029	

