

# VAR-DT8MCustomBoard



## CONTENT

PAGE NO.	SCHEMATIC PAGE
02A.	BLOCK DIAGRAM - DART-MX8M
02B.	BLOCK DIAGRAM - DART-MX8M-MINI
03A.	DART-MX8M
03B.	DART-MX8M-MINI
04.	POWER, RTC, BOARDID
05.	ETH, USD, AUDIO, MIPI-CSI
06.	HDMI, DP
07.	PCIE, NAND, UART DBG
08.	USB C OTG, USB HOST
09.	LVDS, TOUCH, JTAG, GP SWS
10.	HEADERS, MECHANICS
11.	BOOT CONFIG & MODE
12.	PINMUX J1 & J2 & J3
13.	CAN FD INTERFACE

### Disclaimer:

SchematicS are for reference only.  
 Variscite LTD provides no warranty for the use of these schematics.  
 Schematics are subject to change without notice.


## Revision History

Document	Carrier	Description
1.0	1.0	INITIAL
1.1	1.1	1st Release
1.2	1.2	Schottky_SSMINI - Replace symbol (swapped pin 1 and 2 to match silk) e.g. D1 DART_J1.31 - Update connector for NVCC_ENET pin R110 - Assemble for PMIC_ON_REQ to go low for >130ms BASE_PER_3V8 - feedback taken from SOM_VBAT (close to SOM) -Rev1.1. add on wire R159 and R156 - Remove to allow PPF2193 auto restart R176 - Replaced to 17.8K to allow for 5.4V power supply C157 - Added on input power eFUSE - filter glitches R65 - Remove - Part of boot config - not required. Open Solder mask and add thermal pad under SOM
1.3	1.3	Added support for Basler MIPI-CSI camera DP - Align with NXP reference design DART-MX8M-MINI notes/block diagram and symbol added. Added CAN-FD to SPI bridge circuitry
1.4	1.3A	Limit DMIC_DATA to 1.8V swing using a voltage divider Overdriving DMIC_DATA (>1.8V) (applicable only when recording DMIC input) will generate noise on Headphone output.
1.5	1.3B	Added DisplayPort connector J20 and remove disclaimer note
1.6	1.4	Fix Layout for DMIC_DATA voltage divider Add page 13. to Content list
1.7	1.4	Correct DART-MX8M and DART-MX8M-MINI J2 symbols for pin names on J2.2 and J2.14; See Pinmux changes for HPLOUT & DMIC_CLK nets.
1.8	1.4A	Modify U44 MCP2517FDT CAN-FD controller to MCP2518FDT due to previous NRND Added assembly note on page 13
1.9	1.4B	* C67 C76 updated - USB HUB Crystal capacitors * C181 C182 updated CAN BUS Crystal capacitors * PCIe RX caps replaced with 0 ohm resistors * Update manufacturer PN for: U33 Q2 Q6 * Added U33 manufacturer PN status note.

01. Cover

Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4_R1.9
Designer: Oded A. VPC0331	Approved By:		
Date: Thursday, November 19, 2020	Sheet 1	of 17	

# 02A. Block Diagram - DART-MX8M



**I2C BUS ADDRESS:**

I2C1: Internal to SOM  
 I2C2: PU - 10K on USB  
 10K on custom  
 0x54 BOARD ID EEPROM Page0  
 0x55 BOARD ID EEPROM Page1  
 0x69 RTC  
 0x38 CAPACITIVE TOUCH CTRLR  
 0x3D USB-C CC Logic PTN5150AHXMP  
 0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM  
 0x60 SOM - Int. power ctrl.  
 0x2D USB3 HUB  
 0xXX Header J12


I2C4: PU - 10K on USB  
 10K on custom  
 0x3C CSI P2 Camera (1V8) OV5640  
 0xXX Header J12  
 0xXX mPCIe J23 & J32

- Important Notes:**
1. Length match for HS signals according to SOM DS
  2. USB routed as 90 ohm Diff pairs
  3. PCIe/SATA routed as 85 ohm Diff pairs
  4. LVDS routed as 100 ohm Diff pairs
  5. Other fast changing signals routed as 50 ohm

Title: 02A. Block Diagram with DART-MX8M

Size: A3	Document Number: VAR-DT8MCustomBoard	Project: VAR-DT8MCustomBoard	Rev: 1.4_R1.9
Designer: Oded A. VPC0331	Approved By:		Sheet: 2 of 17
Date: Wednesday, October 07, 2020			

# 02B. Block Diagram - DART-MX8M-MINI



**I2C BUS ADDRESS:**

I2C1: Internal to SOM

I2C2: PU - 10K on USB  
10K on custom  
0x54 BOARD ID EEPROM Page0  
0x55 BOARD ID EEPROM Page1  
0x68 RTC  
0x38 CAPACITIVE TOUCH CTRLR  
0x3D USB-C CC Logic PTN5150AHXMP  
0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM  
0x1A SOM - Int. CODEC  
0x2D USB3 HUB  
0xXX Header J12

I2C4: PU - 10K on USB  
10K on custom  
0x3C CSI P1 Camera (1V8) OV5640  
0xXX Header J12  
0xXX mPCIe J23 & J32

- Important Notes:**
1. Length match for HS signals according to SOM DS
  2. USB routed as 90 ohm Diff pairs
  3. PCIe/SATA routed as 85 ohm Diff pairs
  4. LVDS routed as 100 ohm Diff pairs
  5. Other fast changing signals routed as 50 ohm

**Variscite**

Title: 02B. Block Diagram with DART-MX8M-MINI

Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4_P1.9
Designer: Oded A. VPC0331	Approved By:		Sheet 3 of 17
Date: Wednesday, October 07, 2020			

# 03A - DART-MX8M Connectors

ETH/MDIO

I2C4

WiFi HOST WAKE

QSPI B/NAND

PCIe

CSII

JTAG

BOOT MODE

HDMI

SAI1 BOOT CFG

ECSP11


UART

LVDS/DSI


USB2

USB1


SOM VBAT




TOP  
DART-MX8M\_J1  
CB



BOTTOM  
DART-MX8M\_J2  
CB



LEFT  
DART-MX8M\_J3  
CB



ETH/MDIO

CTRL:  
ON/OFF, POR,  
PMIC\_ON, PMIC\_STBY

QSPI A/NAND

PCIe

SD2  
WiFi Shared

CODEC/SAI3

UART4 Shared w/BT

WDOG + I2C2

SAI5 RX

SAI2 RX/TX

SAI1  
BOOT CFG


UART

LVDS/DSI

SPDIF

GPIO1

CSII2




Note: Pinname with /\*/ prefix denotes a HW assy option.

03. DART-MX8M Connectors			
Rev	Document Number	Project	Rev
AC			A.1
Designer:	Checked:	Approved By:	Page
Date:	Wednesday, October 14, 2020		8 of 17

# 03B - DART-MX8M-MINI Connectors

\*\*\* Dotted nets - Functionality differ from DART-MX8M. \*\*\*




Note: Pinname with /\*/ prefix denotes a HW assy option.

03B DART-MX8M Connectors			
Size	Document Number	Project	Rev
AC			A.1
Designer:	Checked:	Approved By:	Date:
	C. Patel A. V. P. 2024		Wednesday, October 19, 2024
Page: 6		of 17	




# 06. HDMI, eDP

## HDMI PORT




## HDMI/eDP/DP SWITCH


Note: Required for demonstration purposes only.



## HDMI REFCLK



## DP PORT



## HDMI PORT + Level Termination

Note: HDMI pull down must not be applied until VDD\_PHT\_1V8 is up.  
Implementation uses fact that BASE\_PER\_3V3 rises after all SOM power rails are up.  
At boot time GPIO drives U3 switch to B state.

## DP port

**Variscite**



Title: 06. HDMI , eDP

Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4_R19
Designer: Oded A. VPC3331	Date: Wednesday, October 07, 2020	Approved By: <Approved By>	Sheet 8 of 15

# 05. ETH, uSD, AUDIO, MIPI-CSI

## uSD CARD SDR104


LAYOUT NOTE:  
Place close to SOM connector



LAYOUT NOTE:

## Gigabit Ethernet2

Giga Ethernet Differential Pair, Follow Giga Ethernet routing guidelines. Differential Impedance: 100 ohms




NOTE: In case no "EC" on SOM Must feed NVCC\_ENET with either 1.8/2.5/3.3V

## MIPI-CSI0 + MIPI-CSI1

Connects to Variscite Custom MIPI-CSI2 Camera Board Qualified with x2 OV5640.


LAYOUT NOTE:

Differential Impedance: 100 ohms SE 50 ohms HS mode: DIFF LP mode: SE Lane rate 1.5Gbps



NOTE:

1. I2C and GPIO run @ 1.8V
2. Camera reference clock generated on camera board
3. SN74AVC4T245 DIR-OE ref'd to Vcca




From Camera

- SAI1\_MCLK(GPIO4\_I020)
- SAI1\_TXC(GPIO4\_I011)
- SAI1\_TXS(GPIO4\_I010)
- UART4\_TXD(GPIO0\_I029)

Note: Camera control signals shared with Header To use on the header disable buffer. Please enable Pullup in DTS

To Camera




## AUDIO


## Headphones

LAYOUT NOTE:


CODEC HPOUTFB need to short with AGND on connector



## Line In



## DIGITAL MIC



Title 05. ETH, uSD, AUDIO, MIPI-CSI			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4, P1.9
Designer Oded A. VPC0331	Date Wednesday, October 07, 2020	Approved By Sheet 9 of 17	




# 07. PCIe, NAND, USB DEBUG


## mPCIexp CS

### PCIe CLK DIST.

Customboard 5V power supply is limited to 3A, shared with Board's USB devices. Do not connect devices which exceed current limitation.




**LAYOUT NOTE:**  
Place parallel termination resistors close to the mPCIe connector as close to the SOM connector as possible.



**LAYOUT NOTE:**  
PCIe Differential Pairs. Follow PCIe routing guidelines. Differential impedance: 100 ohms. Length match = odd.


## QSPI TEST POINTS ON PS




## mPCIexp ON PS

### PCIe CLK DIST.

Customboard 5V power supply is limited to 3A, shared with Board's USB devices. Do not connect devices which exceed current limitation.




**LAYOUT NOTE:**  
Place parallel termination resistors close to the mPCIe connector as close to the SOM connector as possible.




**LAYOUT NOTE:**  
USB 2.0 Differential Pair, annotated with a ring around the pair. Follow USB 2.0 routing guidelines. Differential impedance: 90 ohms.

## NAND



## USB UART DEBUG



**LAYOUT NOTE:**  
USB 2.0 Differential Pair, annotated with a ring around the pair. Follow USB 2.0 routing guidelines. Differential impedance: 90 ohms.

# 08. USB TYPE C, USB 3 HUB


## USB#1

### USB TYPE C OTG

**LAYOUT NOTE:**  
USB 3.0 Differential Pair, annotated with a dashed ring around the pair. Follow USB 3.0 routing guidelines. Differential Impedance: 90 ohms


### Active Demux

Place AC-coupling CAPs closer to transmit side.




**NOTE FOR U33:**  
P/N PTN36043BXY is EOL;  
New designs should include PTN36043ABXY

### Config Channel Logic Detection & Indication of Plug Orientation




### 5V Source Load Switch




USB Profile 1 = 5 V @ 2 A  
1 A current limitation due to system power limitation of CPU Card + Base Board.

## USB#2



**USB#2 PRT ALWAYS POWERED**

## USB TYPE C OTG



### VBUS DISCHARGE


**Variscite**

08. USB TYPE C, USB3 HUB


Size	Document Number	Project	Rev
A2	VAR-07BMCustomBoard	VAR-07BMCustomBoard	1.4, Rev A
Designer:	Checked:	Approved By:	Print
Thursdays, December 11, 2020			12 of 17

# 09. LVDS, TOUCH, JTAG, GP SW & LEDs

## LVDS CH1 DISPLAY










**LAYOUT NOTE:**  
LVDS Differential Pair, Follow LVDS routing guidelines. Differential Impedance: 100 ohms



## LVDS DISPLAY CH0








**LAYOUT NOTE:**  
LVDS Differential Pair, Follow LVDS routing guidelines. Differential Impedance: 100 ohms





**File** 09. LVDS, TOUCH, JTAG, GP SW & LEDs

<b>Size</b> A3	<b>Document Number</b> VAR-DT8MCustomBoard	<b>Project</b> VAR-DT8MCustomBoard	<b>Rev</b> 1.4, P1.9
<b>Designer</b> Oded A. VPC0331	<b>Approved By:</b>		
<b>Date:</b> Wednesday, October 07, 2020	<b>Sheet</b> 13	<b>of</b> 17	

# 10. HEADERS, Pull Ups



## MECHANICS



Title  
10. HEADERS, Mechanics, Pull Ups




Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4_P1.9
Designer Oded A. VPC0331	Approved By:		Sheet 14 of 17
Date Wednesday, October 07, 2020			

# 11. BOOT CONFIG & MODE

		INT. BOOT	EXT. BOOT	
SAI1_RXD0(GPIO4_IO02)	CSI BUF_EN B	BOOT_CFG00	0	0 Need to Enable PU in DTS; See pp. 5
SAI1_RXD1(GPIO4_IO03)	GP_LED1/CSI_P2_TRIG	BOOT_CFG01	0	0
SAI1_RXD2(GPIO4_IO04)	GP_LED3	BOOT_CFG02	0	0
SAI1_RXD3(GPIO4_IO05)	CAPTTOUCH_RSTn	BOOT_CFG03	0	0
SAI1_RXD4(GPIO4_IO06)	SW_BACK	BOOT_CFG04	0	0
SAI1_RXD5(GPIO4_IO07)	PCIe_1_nRST	BOOT_CFG05	0	0
SAI1_RXD6(GPIO4_IO08)	CSI_P1_PWREN	BOOT_CFG06	0	0
SAI1_RXD7(GPIO4_IO09)	CSI_P2_PWREN	BOOT_CFG07	0	0
SAI1_TXD0(GPIO4_IO12)	CSI_P2_RST_B	BOOT_CFG08	0	0
SAI1_TXD1(GPIO4_IO13)	SW_HOME	BOOT_CFG09	0	0
SAI1_TXD2(GPIO4_IO14)	GP_LED2	BOOT_CFG10	0	1
SAI1_TXD3(GPIO4_IO15)	SW_VOLDN	BOOT_CFG11	0	0
SAI1_TXD4(GPIO4_IO16)	CSI_P1_TRIG	BOOT_CFG12	0	1
SAI1_TXD5(GPIO4_IO17)	GP_LED4	BOOT_CFG13	1	0
SAI1_TXD6(GPIO4_IO18)	SW_VOLUP	BOOT_CFG14	0	0
SAI1_TXD7(GPIO4_IO19)	PCIe_2_nRST	BOOT_CFG15	0	0

- Notes:**
- Sampled on rising edge of POR\_B
  - 90K ohm Int. SOC PD during POR\_B and after on BOOT\_CFG[15:0] and BOOTMODE[1:0]
  - BOOT\_MODE[1:0] = "10" is Internal Boot - Always used.
  - Active boot cfg for one dip sw sel EXTERNAL/INTERNAL

- DART-MX8M-MINI Notes:**
- Internal boot can be eMMC or NAND (when it is released)
  - Boot config lines do not follow the Mini datasheet in full. DART-MX8M-MINI have added logic to be compatible to DART-MX8M
  - Need to modify R90 to 10K (R89 and R107 not a must)



**i.MX8M Plus Boot Mode**


BOOT_MODE2	BOOT_MODE1	BOOT_MODE0	Boot Modes
0	0	0	Boot From Internal Fuses
0	0	1	USB Serial Download
0	1	0	USDHC3 (eMMC boot only, SD3 8-bit) Default
0	1	1	USDHC2 (SD boot only, SD2)

CustomBoard Net: BOOT\_MODE0 SAI1\_TXD2  
 BOOT\_MODE1

Title			11. BOOT CONFIG & MODE
Size B	Document Number	VAR-DT8MCustomBoard	Rev 1.4
Date:	Wednesday, October 07, 2020	Sheet 15	of 17



# 13. CAN FD Interface



Title CAN FD Interface			
Size A4	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 1.4_R19
Designer: Oded A. VPC0331		Approved By:	
Date: Wednesday, October 07, 2020		Sheet 17 of 17	