

# VAR-DT8MCustomBoard



## CONTENT

PAGE NO.	SCHEMATIC PAGE
02A.	BLOCK DIAGRAM - DART-MX8M
02B.	BLOCK DIAGRAM - DART-MX8M-MINI
02C.	BLOCK DIAGRAM - DART-MX8M-PLUS
03A.	DART-MX8M
03B.	DART-MX8M-MINI
03C.	DART-MX8M-PLUS
04.	POWER, RTC, BOARDID
05.	ETH, USD, AUDIO, MIPI-CSI
06.	HDMI, eDP
07.	PCIe, MIPI-DSI, UART DBG
08.	USB C OTG, USB HOST
09.	LVDS, TOUCH, JTAG, I2C EXP
10.	HEADERS, MECHANICS
11.	BOOT CONFIG & MODE
12.	CAN FD INTERFACE
13.	ETHERNET2

### Disclaimer:

Schematics are for reference only.  
 Variscite LTD provides no warranty for the use of these schematics.  
 Schematics are subject to change without notice.

## Revision History

Document	Carrier	Description
1.0	2.0	Changes from DOC 1.9 Carrier 1.4D include: * Optimisation for DART-MX8MP: - Added external ethernet PHY - Control IOs used on previous version over SAI1 now controlled via I2C expander - Added DSI header option for DART-MX8MP stock item exposed pins; Pinout compatible to Symphony J7+J8 - Native USB ID usage added important note - USB Type C active discharge replaced with bleeder - USB Type C crossbar differential switch simplified. - Removed DT8M NAND option - Added QSPI header J41 - located in location of J25 - J27 & J28 pinout aligned to Symphony - Added PD on J1.38 for BSP CustomV2.0 signal. - Added additional CAN PHY on iMX8MP - U44 footprint modified from SOIC to DFN - SD card power switch modified - Main power switch type align to Symphony - DART-MX8M DP connector replaced with 40pin eDP REF. design - HDMI path simplified - PINMUX page deleted - reference to XLS - Added reference design for 12Mb/s CAN-FD transceiver - Added M.2, PCIe reference design - Add option on bottom to route PCIe port 1 to M.2 connector - Replace boot config drivers to 3state type - Replace MCP2518 crystal to 40MHz and connect RX_INT - Updated Block Diagrams - VCC_SOM Increased to 3.8V (R145 changed to 18K) - D9, C58 Removed. VCC_BASE_3V3 goes up just after NVCC_3V3


Title: 01. Cover  
 Size: A3 | Document Number: VAR-DT8MCustomBoard | Project: VAR-DT8MCustomBoard | Rev: 2.0\_R1.0  
 Designer: Leonid S. | Approved By:  
 Date: Monday, March 01, 2021 | Sheet: 1 of 17

# 02A. Block Diagram - DART-MX8M

## VAR-DT8MCustomBoard V2.x

Doc rev 1.0

### DART-MX8M




#### I2C BUS ADDRESS:

- I2C1: Internal to SOM
- I2C2: PU - 10K on USB  
10K on custom  
0x54 BOARD ID EEPROM Page0  
0x55 BOARD ID EEPROM Page1  
0x69 RTC  
0x38 CAPACITIVE TOUCH CTRLR  
0x3D USB-C CC Logic PTN5150AHXMP  
0x3C CSI P1 Camera (1V8) OV5640
- I2C3: PU - 5K on SOM  
0x60 SOM - int. power ctrl.  
0x2D USB3 HUB  
0xxx Header J12
- I2C4: PU - 10K on USB  
10K on custom  
0x3C CSI P2 Camera (1V8) OV5640  
0xxx Header J12  
0xxx mPCIE J23 & J32

#### Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm



Title: 02A. Block Diagram with DART-MX8M


Size: A3	Document Number: VAR-DT8MCustomBoard	Project: VAR-DT8MCustomBoard	Rev: 2.0_R1.0
Designer: Leonid S.	Approved By:		Sheet 2 of 17
Date: Monday, March 01, 2021			

# 02B. Block Diagram - DART-MX8M-MINI

## VAR-DT8MCustomBoard V2.x

Doc rev 1.0

### DART-MX8M-MINI



#### I2C BUS ADDRESS:

I2C1: Internal to SOM  
 I2C2: PU - 10K on USB  
 10K on custom  
 0x54 BOARD ID EEPROM Page0  
 0x55 BOARD ID EEPROM Page1  
 0x69 RTC  
 0x38 CAPACITIVE TOUCH CTRLR  
 0x3D USB-C CC Logic PTN5150AHXMP  
 0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM  
 0x1A SOM - Int. CODEC  
 0x2D USB3 HUB  
 0xxx Header J12

I2C4: PU - 10K on USB  
 10K on custom  
 0x3C CSI P1 Camera (1V8) OV5640  
 0xxx Header J12  
 0xxx mPCIe J23 & J32

#### Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm




Title 02B. Block Diagram with DART-MX8M-MINI			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 2.0_R1.0
Designer Leonid S.		Approved By	
Date Monday, March 01, 2021		Sheet 3 of 17	

# 02C. Block Diagram - DART-MX8M-PLUS

## VAR-DT8MCustomBoard V2.x

Doc rev 1.1

### DART-MX8M-PLUS



#### I2C BUS ADDRESS:

I2C1: Internal to SOM  
 I2C2: PU - 10K on USB  
 10K on custom  
 0x54 BOARD ID EEPROM Page0  
 0x55 BOARD ID EEPROM Page1  
 0x69 RTC  
 0x38 CAPACITIVE TOUCH CTRLR  
 0x3D USB-C CC Logic PTN5150AHXMP  
 0x3C CSI P1 Camera (1V8) OV5640

I2C3: PU - 5K on SOM  
 0x2D USB3 HUB  
 0xxx Header J12

I2C4: PU - 10K on USB  
 10K on custom  
 0x3C CSI P1 Camera (1V8) OV5640  
 0xxx Header J12  
 0xxx mPCIe J23 & J32

#### Important Notes:

1. Length match for HS signals according to SOM DS
2. USB routed as 90 ohm Diff pairs
3. PCIe/SATA routed as 85 ohm Diff pairs
4. LVDS routed as 100 ohm Diff pairs
5. Other fast changing signals routed as 50 ohm



Title 02B. Block Diagram with DART-MX8M-MINI			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 2.0_R1.0
Designer Leonid S.	Approved By		Sheet 4 of 17
Date Monday, March 01, 2021			

# 03A - DART-MX8M Connectors

ETH/MDIO

I2C4

WiFi HOST WAKE

QSPI B/NAND

PCIe

CSII

JTAG

BOOT MODE

HDMI

SAIL BOOT CFG

ECSP11


UART

LVDS/DSI


USB2

USB1


SOM VBAT




TOP  
DART-MX8M\_J1  
CB



BOTTOM  
DART-MX8M\_J2  
CB



LEFT  
DART-MX8M\_J3  
CB



ETH/MDIO

CTRL:  
ON/OFF, POR,  
PMIC\_ON, PMIC\_STBY

QSPI A/NAND

PCIe

SD2  
WiFi Shared

CODEC/SAI3

UART4 Shared w/BT

WDOG & I2C2

SAI5 RX

SAI2 RX/TX

SAIL  
BOOT CFG


UART

LVDS/DSI

SPDIF

GPIO1

CSII2




For complete alternate function per pin and specific SOM:  
please refer to "DART\_Compatibility\_and\_Pinout.XLS" located at:  
[ftp://ftp.variscite.com/DART\\_Compatibility](ftp://ftp.variscite.com/DART_Compatibility)

Note: Pinname with /\*/ prefix denotes a HW assy option.

03. DART-MX8M Connectors			
Rev	Document Number	Project	Rev
1.0	VAR-DTMCustomerBoard	VAR-DTMCustomerBoard	1.0
Designer:	Layouts:	Approved By:	Printed:
Monday, March 01, 2021			17

# 03B - DART-MX8M-MINI Connectors

\*\*\* Dotted nets - Functionality differ from DART-MX8M. \*\*\*




For complete alternate function per pin and specific SOM: please refer to "DART\_Compatibility\_and\_Pinout.XLS" located at: [ftp://ftp.variscite.com/DART\\_Compatibility](ftp://ftp.variscite.com/DART_Compatibility)

Note: Pinname with /\*/ prefix denotes a HW assy option.

03B DART-MX8M Connectors			
Rev	Document Number	Project	Rev
A2	VAR-DT8M-CustomBoard	VAR-DT8M-CustomBoard	P.0_R1
Designer:	Layouts:	Approved By:	Printed:
			of 17

# 03C - DART-MX8M-PLUS Connectors

\*\*\* Dotted nets - Functionality differ from DART-MX8M. \*\*\*



For complete alternate function per pin and specific SOM:  
 please refer to "DART\_Compatibility\_and\_Pinout.XLS" located at:  
[ftp://ftp.variscite.com/DART\\_Compatibility](http://ftp.variscite.com/DART_Compatibility)

Note: Pinname with /\*/ prefix indicates a HW assy option.


03B DART-MX8M Connectors

Rev	Document Number	Project	Rev
1.0	VAR-DTMBCustomBoard	VAR-DTMBCustomBoard	1.0
1.0	1.0	1.0	1.0
1.0	1.0	1.0	1.0


Created: 1.0  
 Date: 1.0  
 Rev: 1.0

# 04. Power, RTC, Board ID


## 5VDC/4A POWER JACK




## PWR JACK 5V IN OVP/OCV




## Variscite Internal use circuit.




## POWER SW/(ON/OFF)




## 3.3V/3A BASE




## 1.8V/0.3A BASE




## 1.5V/0.3A #1 BASE




## 3.8V/3A FROM PWR JACK




## SOM SNVS




## RTC BATTERY




## RESET & WATCHDOG




## SOM PWR




## BOARD ID




## SD POWER



## USB3 HUB POWER



## FAN : 5V/0.2A







# 05. ETH, uSD, AUDIO, MIPI-CSI


## uSD CARD SDR104

LAYOUT NOTE:  
Place close to SOM connector



## Gigabit Ethernet2





LAYOUT NOTE:  
Giga Ethernet Differential Pair.  
Follow Giga Ethernet routing guidelines.  
Differential Impedance: 100 ohms



## MIPI-CSI0 + MIPI-CSI1

Connects to Variscite Custom MIPI-CSI2 Camera Board  
Qualified with x2 0V5640.


LAYOUT NOTE:  
Differential Impedance: 100 ohms  
SE 50 ohms  
HS mode DIFF  
LP mode SE  
Lane rate 1.5Gbps




## AUDIO

## Headphones


LAYOUT NOTE:  
CODEC HPOUTFB need to short with AGND on connector



## Line In



## DIGITAL MIC




Title 05. ETH, uSD, AUDIO, MIPI-CSI			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 2.0_R1.0
Designer Leonid S.	Date Monday, March 01, 2021	Approved By 1	Sheet 9 of 17

# 06. HDMI, eDP - DART-MX8M-PLUS Optimised

## HDMI PATH

R202 R209 R201 R204  
REMOVE TO ACCESS  
AND PLACE OF 668PΩ ON:  
HDMI\_CEC  
HDMI\_SDA  
HDMI\_SCL  
HDMI\_CEC\_SDA



HDMI PORT


**Layout Note:** Differential impedance: 100 ohms  
Note for: C72-C75 + C79-C82  
DART-MX8M-PLUS HDMI - Assemble 0 ohm/0402  
DART-MX8M HDMI - Assemble 100nF/0402  
DART-MX8M DP/eDP - Remove

## DART-MX8M Notes and required circuitry:


**NOTE:** MX8M CAN CONNECT DIRECTLY TO :  
HDMI\_CN\_SCL & HDMI\_CN\_SDA  
HDMI\_CN\_CEC  
HDMI\_CN\_HPD

## DART-MX8M eDP/DP PATH - [Reference Design]

MX8M REQUIRES CROSS BETWEEN LANE0 & LANE2 !




## 40 Pin eDP Connector




**eDP 40 Pin Connector**  
Board Connector: IPEX 20455-040E-76 (44 Pin)  
Cable: IPEX 20453-040T-11 Assembly  
Display Type: B156ZAN03.1 (H/W:0A)

## HDMI REFCLK

Note: For OSC2  
Assembled for using DART-MX8M HDMI and eDP  
- DC coupling and to termination needed with limited measure to function properly with 4K resolution.  
- Customers designing for DART-MX8M required to modify to AC coupling and 604 Ohm termination.



## DART-MX8M HDMI Level Termination




Note: eDP requires HDMI pull down must not be applied until 32.41 VDD\_PSR\_V108 is up.  
Implementation based on SOM\_NVCC\_3V3 rise after all SOM power rails are up.  
Note: For R253 R258 1. R253: 2.2kΩ, 1% 2. R258: 49.9R, 1%  
Level: terminated line Required to ground the plane.

06. HDMI, eDP			
Doc No	Document Number	Project	Rev
A2	VAR-OT8MCustomBoard	VAR-OT8MCustomBoard	2.0_R1.D
Designer	Legend S.	Approved By	allegro@variscite.com
Date	Monday, March 31, 2021	Sheet	10 of 17


# 07. PCIe, QSPI, MIPI-DSI, USB DEBUG

## mPCIexp CS

### PCIe CLK DIST.





Customboard 5V power supply is limited to 3A, shared with Board's USB devices. Do not connect devices which exceed current limitation.




## M.2. ON PS - [Reference Design]


### PCIe CLK DIST.



## DART-MX8MP MIPI-DSI ON PS Compatible to Symphony J7+J8



### PCIe1 TO M.2 PATH





**ASSY NOTE:**  
Customers requiring PCIe on DT8MP and DT8MM routed to M.2 connector (located on PS) should follow:

Remove  
C16 C17 C26 C25 R116 R117 C13 C14 R96 R97

Assemble  
C237 C238 (100nF)  
C235 C236 (0 Ohm)  
C233 C234 (0 Ohm)  
R264 R265 (22 Ohm)

CLK\_REQ\_B path and enable not connected

## USB UART DEBUG




07. PCIe, QSPI, MIPI-DSI, USB DEBUG			
Doc #	Document Number	Project	Rev
AZ	VAR-DT8MCustomBoard	VAR-DT8MCustomBoard	2.0_R1P
Designer:	Layout &	Approved By:	<Approved>
Date:	Monday, March 01 2021	Checked:	11




# 09. LVDS, TOUCH, JTAG, I2C EXP

## RESISTIVE TOUCH




## LVDS CH1 DISPLAY

LAYOUT NOTE:  
LVDS Differential Pair, Follow LVDS routing guidelines. Differential Impedance: 100 ohms




## LVDS DISPLAY CH0

LAYOUT NOTE:  
LVDS Differential Pair, Follow LVDS routing guidelines. Differential Impedance: 100 ohms




LCD: GKIW70SDA845E  
5V/0.45A  
3.3V/0.17A

## CAPACITIVE TOUCH




## GPIO EXPANDER2




NOTE: Once PERIPHERALS\_POR\_B asserted expander control set by pull up/down.


## GPIO EXPANDER1



## GP BUTTONS




## GP LEDs



NOTE: GPLED4 can be used in DART-MX8M-MINI only In DART-MX8M-PLUS pin is referenced to 1.8v

## JTAG



NOTE: DFBMP JTAG\_nTRST net connected to JTAG\_MODE having 8.2K PD on SOM. Exposed for boundary scan.


The new 10 pin smaller connector is now becoming an industry standard.

The ARM Dstream comes with a 10-pin connector. If you need a ribbon, they can be purchased at Digikey: Samtec Inc MPN: FFS0-05-D-04-00-01-N

If you need to expand to a 20-pin connector for a different JTAG device, the expander board can also be purchased at Digikey: Olimex LTD MPN: ARM-JTAG-20-10

<https://www.digikey.com/products/en/development-boards-kits-programmers/accessories/783?k=JTAG20adapter>

## ON/OFF





ONOFF: A brief connection to GND in OFF mode causes the internal power management state machine to change state to ON. In ON mode, a brief connection to GND generates an interrupt (intended to initiate a software-controllable power-down). An approximate 5 second or more connection to GND causes a forced OFF.

Not used leave NC

Title: 09. LVDS, TOUCH, JTAG, I2C EXP			
Size A3	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 2.0_R1.0
Designer: Leonid S.	Approved By:		
Date: Monday, March 01, 2021	Sheet 13		of 17


# 10. HEADERS, Mechanics, Pull Ups




FTDI Adapter can be purchased @ DigiKey :  
<https://www.digikey.com/product-detail/en/ftdi-future-technology-devices-international-ltd/TTL-232R-3V3/768-1015-ND/1836393>  
 See pinout: [http://www.ftdichip.com/Support/Documents/DataSheets/Cables/DS\\_TTL-232R\\_CABLES.pdf](http://www.ftdichip.com/Support/Documents/DataSheets/Cables/DS_TTL-232R_CABLES.pdf)

**HW NOTE:**  
 Remove R229 R31 (see CAN-FD page) to use different ALT Func. on J13

**SW NOTE:**  
 Set EXP\_CSI\_BUF\_EN\_B high to use SAI2\_RXFS & SAI2\_RXD0 on J14




## QSPI HEADER





## MECHANICS


**SOM MOUNTING STANDOFF**  
 Place on TOP



**CHASSIS HOLES**




**SW NOTE:**  
 Requires GPIO on J1.29 configured as interrupt input



**NOTE :** DISCONNECT SERIES RES TO RES\_TOUCH\_SPI\_OUT LINE OR USE DIFFERENT CS

**HW NOTE:**  
 Remove R267 R268 (see CAN-FD page) to use different ALT Func. on J14.3 J14.7




**Title**  
 10. HEADERS, Mechanics, Pull Ups

<b>Size</b> A3	<b>Document Number</b> VAR-DT8MCustomBoard	<b>Project</b> VAR-DT8MCustomBoard	<b>Rev</b> 2.0_R1.0
<b>Designer</b> Leonid S.		<b>Approved By</b>	
<b>Date</b> Monday, March 01, 2021		<b>Sheet</b> 14 of 17	

# 11. BOOT CONFIG & MODE

	INT. BOOT	EXT. BOOT	
SAI1_RXD0(GPIO4_I002)	<CB_Function> BOOT_CFG00	0	0 Need to Enable PU in DTS; See pp. 5
SAI1_RXD1(GPIO4_I003)	CSI_P2_TRIG BOOT_CFG01	0	0
SAI1_RXD2(GPIO4_I004)	ENET1_MDC BOOT_CFG02	0	0
SAI1_RXD3(GPIO4_I005)	ENET1_MDIO BOOT_CFG03	0	0
SAI1_RXD4(GPIO4_I006)	ENET1_RGMII_RD0 BOOT_CFG04	0	0
SAI1_RXD5(GPIO4_I007)	ENET1_RGMII_RD1 BOOT_CFG05	0	0
SAI1_RXD6(GPIO4_I008)	ENET1_RGMII_RD2 BOOT_CFG06	0	0
SAI1_RXD7(GPIO4_I009)	ENET1_RGMII_RD3 BOOT_CFG07	0	0
SAI1_TXD0(GPIO4_I012)	ENET1_RGMII_TD0 BOOT_CFG08	0	0
SAI1_TXD1(GPIO4_I013)	ENET1_RGMII_TD1 BOOT_CFG09	0	0
SAI1_TXD2(GPIO4_I014)	ENET1_RGMII_TD2 BOOT_CFG10	0	1
SAI1_TXD3(GPIO4_I015)	ENET1_RGMII_TD3 BOOT_CFG11	0	0
SAI1_TXD4(GPIO4_I016)	ENET1_RGMII_TX_CTL BOOT_CFG12	0	1
SAI1_TXD5(GPIO4_I017)	ENET1_RGMII_TXC BOOT_CFG13	1	0
SAI1_TXD6(GPIO4_I018)	GP_LED4 BOOT_CFG14	0	0
SAI1_TXD7(GPIO4_I019)	CSI_P1_TRIG BOOT_CFG15	0	0



- Notes:
- Sampled on rising edge of POR\_B
  - SOC PD during POR\_B and after on BOOT\_CFG[15:0] and BOOTMODE[1:0]
  - BOOT\_MODE[1:0] = "10" is Internal Boot - Always used.
  - Active boot cfg for one dip sw sel EXTERNAL/INTERNAL

**DART-MX8M-MINI Notes:**


- Boot config lines do not follow the Mini datasheet in full  
DART-MX8M-MINI have added logic to be compatible to DART-MX8M

**DART-MX8M-PLUS Notes:**

- Boot configuration set only by SAI1\_TXD2 connected on DART via buffer to BOOT\_MODE0


i.MX8M Plus Boot Mode

BOOT_MODE0	BOOT_MODE1	BOOT_MODE2	BOOT_MODE3	Boot Modes
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit) Default
0	0	1	1	USDHC2 (SD boot only, SD2)




# 13. CAN FD Interface


## SPI based CAN-FD Controller 8Mb/s limited




## CAN PHY 5Mb/s Limited



## CAN PHY 12Mb/s Reference Design Only!




## DART-MX8MP CAN-FD



**NOTE FOR U59A U45A**  
 - Located on bottom side  
 - When assembling the ADM3058E IC removal of TCAN332 is a must!





## CAN PHY 12Mb/s Reference Design Only!



Title 12. CAN FD Interface			
Size A4	Document Number VAR-DT8MCustomBoard	Project VAR-DT8MCustomBoard	Rev 2.0_R10
Designer: Leonid S.		Approved By:	
Date: Monday, March 01, 2021		Sheet 16 of 17	



# 13. DART-MX8MP- ENET1 Gigabit Ethernet



**Title** 13. Ethernet2

<b>Size</b> A3	<b>Document Number</b> VAR-DT8MCustomBoard	<b>Project</b> VAR-DT8MCustomBoard	<b>Rev</b> 2.0_R10
<b>Designer:</b> Leonid S.		<b>Approved By:</b>	
<b>Date:</b> Monday, March 01, 2021		<b>Sheet</b> 17 of 17	