







NXP i.MX 95
Cortex™-A55
4-6 cores
Up to 2.0GHz
800 MHz Cortex-M7
333Mhz Cortex-M33
2 – 16GB LPDDR5
8 – 128 GB
3D GPU with OpenGL® ES 3.2, Vulkan® 1.2, OpenCL™ 3.0
2D GPU
4Kp30 H.265 and H.264 encode and decode
2x MIPI CSI2
AI/ML NPU acceleration 2 TOPS
Yes
MIPI-DSI 4kp30 or 3840x1440p60
Dual 1920x1080 24-bit
Resistive, Capacitive
Yes
Digital, Analog (stereo)
5 x I2S(SAI),S/PDIF,RX TX, PDM 8CH, MQS
Yes
x1
USB 3.0/2.0 1x OTG; USB 2.0 1x Dual role
x8
x7
X1
x8
x5
On carrier
X1
X1
X2 Gen 3.0
x8
2x 10/100/1000 Mbps (2x Ethernet with TSN support)
1x 10 Gbps (Ethernet with TSN support)
Certified Wi-Fi 6 dual-band 802.11ax/ac/a/b/g/n with optional 802.15.4
BT/BLE5.4
Yocto, Debian
Yes
Yes
55.0 x 30.0 mm
3.4V- 5V
3.3V/1.8V
0 to 70°C
-25 to 85°C
-40 to 85°C
-40 to 85°C
5% to 95%
CPU type:
6 Cores: H
4 Cores: Q
CPU clock speed: 2000MHz: 2000C, 1800MHz: 1800C
LP-DDR5: 2GB: 2R, 4GB: 4R, 8GB: 8R, 16GB: 16R
eMMC: 8GB: 8G, 16GB: 16G, 32GB: 32G, 64GB: 64G, 128GB: 128G
Audio Codec
GbE PHY on first ethernet port
WBD:
Built-in certified dual band Wi-Fi 802.11 ax/ac/a/b/g/n + BT/BLE 5.4
WBE:
Built-in certified dual band Wi-Fi 802.11 ax/ac/a/b/g/n + BT/BLE 5.4 + 802.15.4
Default: Dual LVDS (#0 and #1) plus DSI
DSCM: LVDS #0, DSI in pin2pin compatible mode instead of LVDS #1
Export ADC lines
Instead of power pins, J3.15/27/34/63 are not connected for compatibility with other DART SoMs
Default: no extra SDIO
SDEX: extra SDIO port, available only when no WBD/WBE is selected
C : 0 to 70°C, E: -25 to 85°C, I : -40 to 85°C
Our long-standing partnerships



Get your custom quote
representatives will contact you shortly
Why Variscite?





Advanced monitoring and over-the-air (OTA) updates for embedded devices
The integration with Memfault’s platform adds advanced diagnostic capabilities to Variscite’s solutions. Development teams gain access to valuable data from end devices such as performance metrics, system events, and operational statistics without requiring physical access. This visibility enables proactive maintenance, allowing engineers to detect and resolve issues without relying on end-user feedback.
Systematic Risk Management: Preventing Issues Before They Occur